elib
DLR-Header
DLR-Logo -> http://www.dlr.de
DLR Portal Home | Imprint | Privacy Policy | Contact | Deutsch
Fontsize: [-] Text [+]

Implementierung von FIR-Filtern in einem FPGA mit Vergleich zwischen manuell optimiertem und automatisch generiertem Code

Maurenbrecher, Henry (2019) Implementierung von FIR-Filtern in einem FPGA mit Vergleich zwischen manuell optimiertem und automatisch generiertem Code. Bachelor's. DLR-Interner Bericht. DLR-IB-RM-OP-2019-110, 123 S.

[img] PDF - Registered users only
9MB

Abstract

Modern robotic systems contain a steadily increasing number of sensors to provide data for closed- and open-loop control. The analog signals of sensors are usually low-power and noisy. Since most of the controllers are digital, the sensor data has to be amplified, digitized and filtered in order to serve as reliable control signal. These signal processing tasks are generally executed by amplifiers, analogue digital converters as well as various analog and digital filters. As hardware for digital filters Field Programmable Gate Arrays (FPGAs) receive a increasingly important role. Which is due to the wide selection of signal processing hardware code generators which promise a fast and simple implementation of digital signal processing algorithms on FPGAs. This thesis deals with the task of bringing a universal analogue digital converter board into service. Draw-wire sensors, which are used in the anthropomorphic robot David of the Institute of Robotics and Mechatronics of the German Aerospace Center, serve as an example application. The development of a generic Finite Impulse Response (FIR) filter code in Very High Speed Integrated Circuit Hardware Description Language (VHDL) is presented and synthesized for the on-board FPGA. In a final comparison between manually optimized hardware description and the automatically generated hardware description from different code generators, the developed code was able to achieve good results. In many cases, the generically implemented code can be synthesized with approximately 50% less logic elements than the automatically generated code.

Item URL in elib:https://elib.dlr.de/129019/
Document Type:Monograph (DLR-Interner Bericht, Bachelor's)
Title:Implementierung von FIR-Filtern in einem FPGA mit Vergleich zwischen manuell optimiertem und automatisch generiertem Code
Authors:
AuthorsInstitution or Email of AuthorsAuthors ORCID iD
Maurenbrecher, HenryHochschule München - Fakultät für angewandte Naturwissenschaften und MechatronikUNSPECIFIED
Date:20 August 2019
Refereed publication:No
Open Access:No
Gold Open Access:No
In SCOPUS:No
In ISI Web of Science:No
Number of Pages:123
Status:Published
Keywords:FPGA, VHDL, code generator
Institution:Hochschule München
Department:Fakultät für angewandte Naturwissenschaften und Mechatronik
HGF - Research field:Aeronautics, Space and Transport
HGF - Program:Space
HGF - Program Themes:Space Technology
DLR - Research area:Raumfahrt
DLR - Program:R SY - Technik für Raumfahrtsysteme
DLR - Research theme (Project):R - Vorhaben Weiterentwicklung Robotik - Mechatronik und Dynamik
Location: Oberpfaffenhofen
Institutes and Institutions:Institute of Robotics and Mechatronics (since 2013) > Mechatronic Systems
Deposited By: Reill, Dr. Josef
Deposited On:16 Sep 2019 09:06
Last Modified:16 Sep 2019 09:06

Repository Staff Only: item control page

Browse
Search
Help & Contact
Information
electronic library is running on EPrints 3.3.12
Copyright © 2008-2017 German Aerospace Center (DLR). All rights reserved.