elib
DLR-Header
DLR-Logo -> http://www.dlr.de
DLR Portal Home | Imprint | Privacy Policy | Contact | Deutsch
Fontsize: [-] Text [+]

Latency analysis for sequential circuits

Finder, Alexander and Sülflow, Andre and Fey, Görschwin (2014) Latency analysis for sequential circuits. IEEE Transactions on Computers, 33 (4), pp. 643-647. IEEE - Institute of Electrical and Electronics Engineers. DOI: 10.1109/TCAD.2013.2292501

Full text not available from this repository.

Official URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6774558

Abstract

Verifying correctness is a major bottleneck in today’s circuit and system design. Verification includes the tasks of error detection, error localization, and error correction in an implemented design, as well as the analysis and avoidance of transient faults. For all those tasks, knowing when an assignment to signals becomes observable at the outputs and for how long it influences the system is important. In this letter, we propose a minimal and maximal latency measure for sequential circuits. This measure explains how long a circuit’s state and outputs depend on input stimuli. Exact and heuristic algorithms are discussed to determine the measure. We evaluate the algorithms on state-of-the-art designs. Experimental results show how the measure provides insight into the behavior of circuit designs.

Item URL in elib:https://elib.dlr.de/93693/
Document Type:Article
Title:Latency analysis for sequential circuits
Authors:
AuthorsInstitution or Email of AuthorsAuthors ORCID iD
Finder, AlexanderUNSPECIFIEDUNSPECIFIED
Sülflow, AndreUNSPECIFIEDUNSPECIFIED
Fey, GörschwinUNSPECIFIEDUNSPECIFIED
Date:April 2014
Journal or Publication Title:IEEE Transactions on Computers
Refereed publication:Yes
Open Access:No
Gold Open Access:No
In SCOPUS:Yes
In ISI Web of Science:Yes
Volume:33
DOI :10.1109/TCAD.2013.2292501
Page Range:pp. 643-647
Publisher:IEEE - Institute of Electrical and Electronics Engineers
Status:Published
Keywords:Bounded model checking (BMC), debugging, latency, sequential equivalence checking (SEC), simulation, verification.
HGF - Research field:Aeronautics, Space and Transport
HGF - Program:Space
HGF - Program Themes:Space Technology
DLR - Research area:Raumfahrt
DLR - Program:R SY - Technik für Raumfahrtsysteme
DLR - Research theme (Project):R - Core Avionics
Location: Bremen
Institutes and Institutions:Institute of Space Systems > Avionics Systems
Deposited By: Hoffmann, Jana Christin
Deposited On:08 Jan 2015 13:09
Last Modified:06 Sep 2019 15:20

Repository Staff Only: item control page

Browse
Search
Help & Contact
Information
electronic library is running on EPrints 3.3.12
Copyright © 2008-2017 German Aerospace Center (DLR). All rights reserved.