elib
DLR-Header
DLR-Logo -> http://www.dlr.de
DLR Portal Home | Impressum | Datenschutz | Kontakt | English
Schriftgröße: [-] Text [+]

Development Of A Checkpointing Implementation On A Xilinx Zynq FPGA For Space Applications

Wald, Stephan (2023) Development Of A Checkpointing Implementation On A Xilinx Zynq FPGA For Space Applications. Bachelorarbeit, Hochschule für Technik und Wirtschaft Berlin.

[img] PDF - Nur DLR-intern zugänglich
1MB

Kurzfassung

Systems that are launched into space encounter different environmental influences than on earth. And they need ways to deal with them. Different techniques and technologies are used to deal with the effects of those influences. The German Aerospace Center (DLR) is currently working on a project which aims to build reliable on-board computer systems on the basis of a Xilinx Zynq hardware platform. The idea is a distributed system, consisting of several computational nodes that can overcome the challenges this harsh environment poses on it. One of techniques used is the reset and reconfiguration of single nodes. To reduce downtime of failed system components computational progress will be periodically saved, creating checkpoints. The target platform for the nodes is a combination of processor and configurable hardware attached to it. Checkpoints, created by the software, shall be stored in the systems hardware to make them non volatile against resets of the software. The goal of this work is to explore options for hardware implementations storing these checkpoints and providing them to the software after reset. In chapter 1 the context of this work is explored, explaining the project and the ideas behind it. Outlining the concrete problem and approaches to solve it. Chapter 2 addresses the ideas of possible implementations. Requirements and the designs following them are discussed. The process of implementing different design approaches is described in chapter 3. Together with measurements comparing their performance and use of resources. Finally, in chapter 4, the work is evaluated. Comparing the different approaches for suitability and discussing possible next steps.

elib-URL des Eintrags:https://elib.dlr.de/203099/
Dokumentart:Hochschulschrift (Bachelorarbeit)
Titel:Development Of A Checkpointing Implementation On A Xilinx Zynq FPGA For Space Applications
Autoren:
AutorenInstitution oder E-Mail-AdresseAutoren-ORCID-iDORCID Put Code
Wald, StephanHochschule für Technik und Wirtschaft BerlinNICHT SPEZIFIZIERTNICHT SPEZIFIZIERT
Datum:März 2023
Open Access:Nein
Seitenanzahl:28
Status:veröffentlicht
Stichwörter:FPGA, Checkpointing
Institution:Hochschule für Technik und Wirtschaft Berlin
HGF - Forschungsbereich:Luftfahrt, Raumfahrt und Verkehr
HGF - Programm:Raumfahrt
HGF - Programmthema:Technik für Raumfahrtsysteme
DLR - Schwerpunkt:Raumfahrt
DLR - Forschungsgebiet:R SY - Technik für Raumfahrtsysteme
DLR - Teilgebiet (Projekt, Vorhaben):R - ScOSA Flugexperiment
Standort: Braunschweig
Institute & Einrichtungen:Institut für Softwaretechnologie
Hinterlegt von: Brömer, Fiona
Hinterlegt am:06 Mär 2024 08:58
Letzte Änderung:06 Mär 2024 08:58

Nur für Mitarbeiter des Archivs: Kontrollseite des Eintrags

Blättern
Suchen
Hilfe & Kontakt
Informationen
electronic library verwendet EPrints 3.3.12
Gestaltung Webseite und Datenbank: Copyright © Deutsches Zentrum für Luft- und Raumfahrt (DLR). Alle Rechte vorbehalten.