elib
DLR-Header
DLR-Logo -> http://www.dlr.de
DLR Portal Home | Imprint | Privacy Policy | Accessibility | Contact | Deutsch
Fontsize: [-] Text [+]

Optimizing Neural Networks for Embedded Hardware

Helms, Domenik and Amende, Karl and Bukhari, Saqib and de Graaff, Thies and Frickenstein, Alexander and Hafner, Frank and Hirscher, Tobias and Sven, Mantowsky and Schneider, Georg and Vemparala, Manoj-Rohit (2021) Optimizing Neural Networks for Embedded Hardware. In: SMACD / PRIME 2021 - International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design and 16th Conference on PhD Research in Microelectronics and Electronics. VDE. International Conference on SMACD and 16th Conference on PRIME, 2021-07-19 - 2021-07-22, online. ISBN 978-380075589-9.

[img] PDF - Only accessible within DLR
147kB

Abstract

Neural networks are a pervasive technology, which is, however, still held back in the area of embedded systems by the high resource requirements, especially memory size, memory access time and power dissipation. In recent years, several different methods have been proposed to transform given neural networks in such a way that they can get by with much fewer resources while maintaining almost the same accuracy. This work reviews, categorizes and describes the state of the art in adapting and simplifying neural networks to make them better applicable to embedded systems. Even though we developed this study from a purely automotive context, the techniques described are also valid in other areas.

Item URL in elib:https://elib.dlr.de/188863/
Document Type:Conference or Workshop Item (Speech)
Title:Optimizing Neural Networks for Embedded Hardware
Authors:
AuthorsInstitution or Email of AuthorsAuthor's ORCID iDORCID Put Code
Helms, DomenikUNSPECIFIEDhttps://orcid.org/0000-0001-7326-200XUNSPECIFIED
Amende, KarlUNSPECIFIEDUNSPECIFIEDUNSPECIFIED
Bukhari, SaqibUNSPECIFIEDUNSPECIFIEDUNSPECIFIED
de Graaff, ThiesUNSPECIFIEDhttps://orcid.org/0009-0006-5918-9524UNSPECIFIED
Frickenstein, AlexanderBMW AGUNSPECIFIEDUNSPECIFIED
Hafner, FrankZF Friedrichshafen AGUNSPECIFIEDUNSPECIFIED
Hirscher, TobiasUNSPECIFIEDUNSPECIFIEDUNSPECIFIED
Sven, MantowskyUNSPECIFIEDUNSPECIFIEDUNSPECIFIED
Schneider, GeorgZF Friedrichshafen AGUNSPECIFIEDUNSPECIFIED
Vemparala, Manoj-RohitUNSPECIFIEDUNSPECIFIEDUNSPECIFIED
Date:27 September 2021
Journal or Publication Title:SMACD / PRIME 2021 - International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design and 16th Conference on PhD Research in Microelectronics and Electronics
Refereed publication:Yes
Open Access:No
Gold Open Access:No
In SCOPUS:Yes
In ISI Web of Science:No
Publisher:VDE
ISBN:978-380075589-9
Status:Published
Keywords:Optimizing Neural Networks, Embedded Hardware
Event Title:International Conference on SMACD and 16th Conference on PRIME
Event Location:online
Event Type:international Conference
Event Start Date:19 July 2021
Event End Date:22 July 2021
Organizer:VDE
HGF - Research field:Aeronautics, Space and Transport
HGF - Program:Transport
HGF - Program Themes:Road Transport
DLR - Research area:Transport
DLR - Program:V ST Straßenverkehr
DLR - Research theme (Project):V - V&V4NGC - Methoden, Prozesse und Werkzeugketten für die Validierung & Verifikation von NGC
Location: Oldenburg
Institutes and Institutions:Institute of Systems Engineering for Future Mobility
Deposited By: Helms, Domenik
Deposited On:25 Oct 2022 11:44
Last Modified:24 Apr 2024 20:50

Repository Staff Only: item control page

Browse
Search
Help & Contact
Information
OpenAIRE Validator logo electronic library is running on EPrints 3.3.12
Website and database design: Copyright © German Aerospace Center (DLR). All rights reserved.