DLR-Logo -> http://www.dlr.de
DLR Portal Home | Imprint | Privacy Policy | Contact | Deutsch
Fontsize: [-] Text [+]

Erforschung und Implementierung von Zeitmess- und Zeitkontrollinstruktionen für RISC-V-Cores

Krishnamurthy, Pradeep (2022) Erforschung und Implementierung von Zeitmess- und Zeitkontrollinstruktionen für RISC-V-Cores. Master's, Hochschule Bremerhaven.

[img] PDF


Real Time Systems are integrated with physical processes such as sensors and actuators. Real Time Systems are time critical and hence they must be able to handle upper time bounds along with the correct functional behavior. The correct implementation of the functionality specified in the software is done using the Instruction Set Architecture (ISA) by the processor. But, neither the software nor ISA has a time measuring or time controlling role here and if time properties have to be guaranteed designers are required to reach beneath the abstraction layers which increases design complexity and effort. This thesis proposes a solution to bring control over time to the software by examining the Instruction Set Architecture (ISA) layer. The ISA defines the contract between software instructions and hardware implementations. But ISAs usually do not have timing properties imbibed in them. Hence, this work will investigate the instructions extension feature offered by RISC-V platform to allow programs to specify execution time properties in software. These include the ability to specify a minimum execution time for code blocks, and the ability to detect and handle missed deadlines from code blocks that exhibit variable execution times. This thesis investigates the RISC-V CPU named VexRiscV built by Charles Papon on the platform SpinalHDL where in which Custom Instructions would be added into the RISC-V ISA through the instruction extension featured allowed by the RISC-V platform. This was implemented and tested on an Arty A7-100 FPGA with the help of Xilinx tools.

Item URL in elib:https://elib.dlr.de/186860/
Document Type:Thesis (Master's)
Title:Erforschung und Implementierung von Zeitmess- und Zeitkontrollinstruktionen für RISC-V-Cores
AuthorsInstitution or Email of AuthorsAuthor's ORCID iDORCID Put Code
Date:8 March 2022
Refereed publication:No
Open Access:Yes
Gold Open Access:No
In ISI Web of Science:No
Number of Pages:64
Keywords:RISC-V, FPGA, Echtzeit, Kontroller, Instruktionssatzerweiterung, SpinalHDL, Scala
Institution:Hochschule Bremerhaven
Department:Embedded Systems
HGF - Research field:Aeronautics, Space and Transport
HGF - Program:Transport
HGF - Program Themes:other
DLR - Research area:Transport
DLR - Program:V - no assignment
DLR - Research theme (Project):V - no assignment
Location: Oldenburg
Institutes and Institutions:Institute of Systems Engineering for Future Mobility > System Evolution and Operation
Deposited By: Poppen, Frank
Deposited On:16 Aug 2022 07:57
Last Modified:16 Aug 2022 07:57

Repository Staff Only: item control page

Help & Contact
electronic library is running on EPrints 3.3.12
Website and database design: Copyright © German Aerospace Center (DLR). All rights reserved.