DLR-Logo -> http://www.dlr.de
DLR Portal Home | Imprint | Privacy Policy | Contact | Deutsch
Fontsize: [-] Text [+]

Engineering of an Effective Automatic Dynamic Assertion Mining Platform

Ghasempouri, Tara and Malburg, Jan and Danese, Alessandro and Pravadelli, Graziano and Fey, Görschwin and Raik, Jaan (2019) Engineering of an Effective Automatic Dynamic Assertion Mining Platform. In: IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC, pp. 111-116. IEEE. 2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC), 6.-9- Oct 2019, Cuzco, Peru. DOI: 10.1109/VLSI-SoC.2019.8920331 ISBN 978-1-7281-3915-9 ISSN 2324-8440

Full text not available from this repository.


Several approaches exist for specification mining ofhardware designs, both at the RTL and system levels (e.g, TLM).These approaches mine assertions that specify the behavior ofthe design. Some of the techniques require the source codeitself while others can extract assertions directly from simulationtraces. The performance of some approaches is highly dependenton the number of simulation traces/use cases while there existapproaches which can extract assertions from a limited numberof simulation traces. Apart from this aspect, the core of eachassertion miner is different from the other ones. Some useexpression templates to define assertions while some are basedon the static analysis or information flow analysis. Unfortunately,it has been rarely considered which of the current approachesare more effective in describing functionality of particular typesof designs. Thus, in this work, we analyze assertion minerswhich are template based and dynamic dependency graph based,respectively. We generate assertions from both approaches. Theevaluation considers fault analysis on both assertion sets ofextracted assertions. Moreover, both sets are combined and faultanalysis has been applied on them. Experimental results showthat each set approximately detects the same number of faultswhile when the two sets are combined the number of detectedfaults increases. Finally, a new, more efficient architecture for aneffective assertion miner has been developed based on the studyin this work.

Item URL in elib:https://elib.dlr.de/133088/
Document Type:Conference or Workshop Item (Speech)
Title:Engineering of an Effective Automatic Dynamic Assertion Mining Platform
AuthorsInstitution or Email of AuthorsAuthors ORCID iD
Malburg, JanJan.Malburg (at) dlr.deUNSPECIFIED
Fey, GörschwinGoerschwin.Fey (at) dlr.deUNSPECIFIED
Date:October 2019
Journal or Publication Title:IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC
Refereed publication:Yes
Open Access:No
Gold Open Access:No
In ISI Web of Science:No
DOI :10.1109/VLSI-SoC.2019.8920331
Page Range:pp. 111-116
Series Name:International Conference on Very Large Scale Integration (VLSI-SoC)
Keywords:Property Generation, HDL, RTL, Analysis
Event Title:2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)
Event Location:Cuzco, Peru
Event Type:international Conference
Event Dates:6.-9- Oct 2019
HGF - Research field:Aeronautics, Space and Transport
HGF - Program:Space
HGF - Program Themes:Space Technology
DLR - Research area:Raumfahrt
DLR - Program:R SY - Technik für Raumfahrtsysteme
DLR - Research theme (Project):R - Core Avionics
Location: Bremen
Institutes and Institutions:Institute of Space Systems > Avionics Systems
Deposited By: Malburg, Jan
Deposited On:19 Dec 2019 13:07
Last Modified:19 Dec 2019 13:07

Repository Staff Only: item control page

Help & Contact
electronic library is running on EPrints 3.3.12
Copyright © 2008-2017 German Aerospace Center (DLR). All rights reserved.