DLR-Logo -> http://www.dlr.de
DLR Portal Home | Imprint | Privacy Policy | Contact | Deutsch
Fontsize: [-] Text [+]

Engineering of an Effective Automatic Assertion-based Verification Platform

Ghasempouri, Tara and Malburg, Jan and Danese, Alessandro and Pravadelli, Graziano and Fey, Görschwin and Raik, Jaan (2019) Engineering of an Effective Automatic Assertion-based Verification Platform. In: 6th Workshop on Design Automation for Understanding Hardware Designs, pp. 557-562. 6th Workshop on Design Automation for Understanding Hardware Designs (DUHDe 2019), 29. March 2019, Florence, Italy.

Full text not available from this repository.

Official URL: https://duhde2019.ict.tuwien.ac.at/


Several approaches exist for specification mining of hardware designs, both at the RTL and system levels (e.g, TLM). These approaches mine assertions that specify the behavior of the design. Some of the techniques require the source code itself while others can extract assertions directly from simulation traces. The performance of some approaches is highly dependent on the number of simulation traces/use cases while there exist approaches which can extract assertions from a limited number of simulation traces. Apart from this aspect, the core of each assertion miner is different from the other ones. Some use expression templates to define assertions while some are based on the static analysis or information flow analysis. Unfortunately, it has been rarely considered which of the current approaches are more effective in describing functionality of particular types of designs. Thus, in this work, we analyze assertion miners which are template based and dynamic dependency graph based, respectively. We generate assertions from both approaches. The evaluation considers fault analysis on both assertion sets of extracted assertions. Moreover, both sets are combined and fault analysis has been applied on them. Experimental results show that each set approximately detects the same number of faults while when the two sets are combined the number of detected faults increases. Finally, a new, more efficient architecture for an effective assertion miner has been developed based on the study in this work.

Item URL in elib:https://elib.dlr.de/127128/
Document Type:Conference or Workshop Item (Speech)
Title:Engineering of an Effective Automatic Assertion-based Verification Platform
AuthorsInstitution or Email of AuthorsAuthor's ORCID iDORCID Put Code
Date:29 March 2019
Journal or Publication Title:6th Workshop on Design Automation for Understanding Hardware Designs
Refereed publication:Yes
Open Access:No
Gold Open Access:No
In ISI Web of Science:No
Page Range:pp. 557-562
Keywords:Property generation, Hardware design, simulation, comparision
Event Title:6th Workshop on Design Automation for Understanding Hardware Designs (DUHDe 2019)
Event Location:Florence, Italy
Event Type:Workshop
Event Dates:29. March 2019
Organizer:Christian Krieg (TU Wien), Oliver Keszöcze (Friedrich-Alexander-Universität Erlangen-Nürnberg)
HGF - Research field:Aeronautics, Space and Transport
HGF - Program:Space
HGF - Program Themes:Space System Technology
DLR - Research area:Raumfahrt
DLR - Program:R SY - Space System Technology
DLR - Research theme (Project):R - Core Avionics (old)
Location: Bremen
Institutes and Institutions:Institute of Space Systems > Avionics Systems
Deposited By: Malburg, Jan
Deposited On:24 Apr 2019 09:25
Last Modified:20 Jun 2021 15:52

Repository Staff Only: item control page

Help & Contact
electronic library is running on EPrints 3.3.12
Website and database design: Copyright © German Aerospace Center (DLR). All rights reserved.