DLR-Logo -> http://www.dlr.de
DLR Portal Home | Imprint | Privacy Policy | Contact | Deutsch
Fontsize: [-] Text [+]

Mining Latency Guarantees for RTL Designs

Malburg, Jan and Riener, Heinz and Fey, Görschwin (2018) Mining Latency Guarantees for RTL Designs. In: Proceedings of The International Symposium on Multiple-Valued Logic, pp. 68-73. IEEE. IEEE International Symposium on Multiple-Valued Logic, 16.-18. Mai 2018, Linz, Österreich. DOI: 10.1109/ISMVL.2018.00020 ISBN 978-1-5386-4464-5 ISSN 2378-2226

[img] PDF - Registered users only


Guaranteed response times are crucial for control applications. Analyzing the communication latency, i.e., the time needed to transfer data from one end-point to another, in complex on-chip communication architectures is hard. In this paper, we formally define the problem of mining latency guarantees and present a pragmatic approach to mine symbolic conditions that guarantee a latency requirement. The verification problems handled in this approach are inherently multi-valued modelling bit-vectors of the underlying designs. We use the approach to infer the optimal transfer conditions for a bus bridge and an SPI-connection in less than a minute using only up to 5,000 clock cycles of simulation data.

Item URL in elib:https://elib.dlr.de/118773/
Document Type:Conference or Workshop Item (Speech)
Title:Mining Latency Guarantees for RTL Designs
AuthorsInstitution or Email of AuthorsAuthors ORCID iD
Malburg, JanJan.Malburg (at) dlr.deUNSPECIFIED
Riener, HeinzHeinz.Riener (at) dlr.deUNSPECIFIED
Fey, GörschwinGoerschwin.Fey (at) dlr.deUNSPECIFIED
Date:16 May 2018
Journal or Publication Title:Proceedings of The International Symposium on Multiple-Valued Logic
Refereed publication:Yes
Open Access:No
Gold Open Access:No
In ISI Web of Science:No
DOI :10.1109/ISMVL.2018.00020
Page Range:pp. 68-73
Keywords:Latency, semi-formal, analysis
Event Title:IEEE International Symposium on Multiple-Valued Logic
Event Location:Linz, Österreich
Event Type:international Conference
Event Dates:16.-18. Mai 2018
Organizer:Multiple-Valued Logic Technical Committee of the IEEE Computer Society
HGF - Research field:Aeronautics, Space and Transport
HGF - Program:Space
HGF - Program Themes:Space Technology
DLR - Research area:Raumfahrt
DLR - Program:R SY - Technik für Raumfahrtsysteme
DLR - Research theme (Project):R - Core Avionics, R - Systemtechnologien
Location: Bremen
Institutes and Institutions:Institute of Space Systems > Avionics Systems
Deposited By: Malburg, Jan
Deposited On:08 Feb 2018 10:22
Last Modified:16 Aug 2018 12:35

Repository Staff Only: item control page

Help & Contact
electronic library is running on EPrints 3.3.12
Copyright © 2008-2017 German Aerospace Center (DLR). All rights reserved.