elib
DLR-Header
DLR-Logo -> http://www.dlr.de
DLR Portal Home | Imprint | Privacy Policy | Contact | Deutsch
Fontsize: [-] Text [+]

CEGAR-based EF Synthesis of Boolean Functions with an Application to Circuit Rectification

Riener, Heinz and Ehlers, Rüdiger and Fey, Görschwin (2017) CEGAR-based EF Synthesis of Boolean Functions with an Application to Circuit Rectification. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 22nd Asia and South Pacific Design Automation Conference, 16.-19. Januar 2017, Chiba/Tokyo, Japan.

[img] PDF - Registered users only
326kB

Abstract

The Exists-Forall (EF) synthesis problem deals with finding parameters such that for all input assignments a correctness specification is met. Many standard problems from computer-aided design and verification can be formulated as an instance of EF synthesis when a function template with holes — parameters to be synthesized — is provided. In this paper, we generalize the idea of EF synthesis in the context of Boolean logic by allowing existential quantification over the domain of Boolean functions (rather than Boolean variables) and present a bounded synthesis approach guided by counterexamples to generate them using techniques from Boolean learning. As an application, we present circuit rectification as an EF synthesis problem and apply the presented approach to incrementally synthesize patches for digital circuits with multiple seeded faults.

Item URL in elib:https://elib.dlr.de/110470/
Document Type:Conference or Workshop Item (Speech)
Title:CEGAR-based EF Synthesis of Boolean Functions with an Application to Circuit Rectification
Authors:
AuthorsInstitution or Email of AuthorsAuthors ORCID iD
Riener, HeinzUNSPECIFIEDUNSPECIFIED
Ehlers, RüdigerUNSPECIFIEDUNSPECIFIED
Fey, GörschwinUNSPECIFIEDUNSPECIFIED
Date:2017
Journal or Publication Title:Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Refereed publication:Yes
Open Access:No
Gold Open Access:No
In SCOPUS:Yes
In ISI Web of Science:No
Status:Published
Keywords:Debugging, Circuit Rectification, Logic Synthesis, Electronic Design Automation, Formal Methods
Event Title:22nd Asia and South Pacific Design Automation Conference
Event Location:Chiba/Tokyo, Japan
Event Type:international Conference
Event Dates:16.-19. Januar 2017
Organizer:ASP-DAC
HGF - Research field:Aeronautics, Space and Transport
HGF - Program:Space
HGF - Program Themes:Space Technology
DLR - Research area:Raumfahrt
DLR - Program:R SY - Technik für Raumfahrtsysteme
DLR - Research theme (Project):R - Core Avionics, R - Systemtechnologien, R - Small Sat Kleinsatelliten (old)
Location: Bremen
Institutes and Institutions:Institute of Space Systems > Avionics Systems
Deposited By: Mörz, Martina
Deposited On:08 Feb 2017 11:03
Last Modified:02 May 2018 13:09

Repository Staff Only: item control page

Browse
Search
Help & Contact
Information
electronic library is running on EPrints 3.3.12
Copyright © 2008-2017 German Aerospace Center (DLR). All rights reserved.