Riener, Heinz und Ehlers, Rüdiger und Fey, Görschwin (2017) CEGAR-based EF Synthesis of Boolean Functions with an Application to Circuit Rectification. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 22nd Asia and South Pacific Design Automation Conference, 2017-01-16 - 2017-01-19, Chiba/Tokyo, Japan. doi: 10.1109/ASPDAC.2017.7858328.
PDF
- Nur DLR-intern zugänglich
326kB |
Kurzfassung
The Exists-Forall (EF) synthesis problem deals with finding parameters such that for all input assignments a correctness specification is met. Many standard problems from computer-aided design and verification can be formulated as an instance of EF synthesis when a function template with holes — parameters to be synthesized — is provided. In this paper, we generalize the idea of EF synthesis in the context of Boolean logic by allowing existential quantification over the domain of Boolean functions (rather than Boolean variables) and present a bounded synthesis approach guided by counterexamples to generate them using techniques from Boolean learning. As an application, we present circuit rectification as an EF synthesis problem and apply the presented approach to incrementally synthesize patches for digital circuits with multiple seeded faults.
elib-URL des Eintrags: | https://elib.dlr.de/110470/ | ||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Dokumentart: | Konferenzbeitrag (Vortrag) | ||||||||||||||||
Titel: | CEGAR-based EF Synthesis of Boolean Functions with an Application to Circuit Rectification | ||||||||||||||||
Autoren: |
| ||||||||||||||||
Datum: | 2017 | ||||||||||||||||
Erschienen in: | Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC | ||||||||||||||||
Referierte Publikation: | Ja | ||||||||||||||||
Open Access: | Nein | ||||||||||||||||
Gold Open Access: | Nein | ||||||||||||||||
In SCOPUS: | Ja | ||||||||||||||||
In ISI Web of Science: | Nein | ||||||||||||||||
DOI: | 10.1109/ASPDAC.2017.7858328 | ||||||||||||||||
Status: | veröffentlicht | ||||||||||||||||
Stichwörter: | Debugging, Circuit Rectification, Logic Synthesis, Electronic Design Automation, Formal Methods | ||||||||||||||||
Veranstaltungstitel: | 22nd Asia and South Pacific Design Automation Conference | ||||||||||||||||
Veranstaltungsort: | Chiba/Tokyo, Japan | ||||||||||||||||
Veranstaltungsart: | internationale Konferenz | ||||||||||||||||
Veranstaltungsbeginn: | 16 Januar 2017 | ||||||||||||||||
Veranstaltungsende: | 19 Januar 2017 | ||||||||||||||||
Veranstalter : | ASP-DAC | ||||||||||||||||
HGF - Forschungsbereich: | Luftfahrt, Raumfahrt und Verkehr | ||||||||||||||||
HGF - Programm: | Raumfahrt | ||||||||||||||||
HGF - Programmthema: | Technik für Raumfahrtsysteme | ||||||||||||||||
DLR - Schwerpunkt: | Raumfahrt | ||||||||||||||||
DLR - Forschungsgebiet: | R SY - Technik für Raumfahrtsysteme | ||||||||||||||||
DLR - Teilgebiet (Projekt, Vorhaben): | R - Core Avionics (alt), R - Systemtechnologien (alt), R - Small Sat Kleinsatelliten (alt) | ||||||||||||||||
Standort: | Bremen | ||||||||||||||||
Institute & Einrichtungen: | Institut für Raumfahrtsysteme > Avioniksysteme | ||||||||||||||||
Hinterlegt von: | Mörz, Martina | ||||||||||||||||
Hinterlegt am: | 08 Feb 2017 11:03 | ||||||||||||||||
Letzte Änderung: | 24 Apr 2024 20:15 |
Nur für Mitarbeiter des Archivs: Kontrollseite des Eintrags