SPECIAL SECTION PAPER



Model checking of spacecraft operational designs: a scalability analysis

Philipp Chrszon¹ · Paulina Maurer¹ · George Saleip¹ · Sascha Müller¹ · Philipp M. Fischer¹ · Andreas Gerndt^{1,2} · Michael Felderer^{1,3}

Received: 14 May 2024 / Revised: 22 January 2025 / Accepted: 10 March 2025 © The Author(s) 2025

Abstract

Ensuring the correct and safe behavior of a spacecraft is a main objective in space-system design. Since spacecraft consist of highly complex and tightly integrated components developed by large teams of engineers from various different disciplines, this is a challenging task. Increasingly, formal verification methods such as model checking are applied to establish the correctness of safety-critical parts or subsystems. Generally, the often limited scalability of model checking due to the state-space explosion problem hinders the wide-spread adoption of this technique. In this paper, we systematically examine the scalability of model checking for verifying behavioral models that arise within early space-system design phases. For this, we created a representative model for the mode management of a satellite that can be scaled in terms of its size and the complexity of interactions between system components. The model can be transformed into the input languages of various model-checking tools, which enables a comparative study of various model-checking algorithms and also facilitates analyzing the impact of different communication schemes on the scalability. The evaluation shows promising results regarding the applicability of model checking within the spacecraft design process.

Keywords Aerospace · Space systems · State machines · Model checking · Scalability

| Communicated by G. Taentzer, A. Cicchetti, A. Pierantonio, and T. Kühne. | | | | |
|--|--|--|--|--|
| | Philipp Chrszon philipp.chrszon@dlr.de | | | |
| | Paulina Maurer paulina.maurer@dlr.de | | | |
| | George Saleip george.nasralla@dlr.de | | | |
| | Sascha Müller sa.mueller@dlr.de | | | |
| | Philipp M. Fischer philipp.fischer@dlr.de | | | |
| | Andreas Gerndt andreas.gerndt@dlr.de | | | |
| | Michael Felderer michael.felderer@dlr.de | | | |
| 1 | German Aerospace Center (DLR), Institute of Software Technology, Brunswick, Germany | | | |
| 2 | University of Bremen, Bremen, Germany | | | |

³ University of Cologne, Cologne, Germany

1 Introduction

In space-system design, ensuring a high reliability of spacecraft is of utmost importance. Any critical design error that remains undetected until after the launch potentially causes a partial or complete mission failure, which not only leads to significant financial losses, but may also endanger other spacecraft or even human lives. However, the inherent complexity of space systems makes guaranteeing their correct and safe behavior challenging. They consist of various highly interconnected parts, often developed by engineers of different disciplines, and are controlled by sophisticated on-board computer systems. The interdependence and tight integration of components makes the correction of design errors in later development phases very costly. It is therefore highly desirable to find errors in a spacecraft's design as early as possible.

Traditionally, verification and validation schemes for space systems extensively utilize testing and simulation. Here, the system or a model of the system is executed and observed for unintended behaviors. However, this can only show the presence of errors but not their absence, since full coverage of all possible execution paths is never achieved in practice. For systems or subsystems that are safety critical, simulation can be complemented by formal verification. Such formal techniques aim to provide a proof of correctness, showing that the system's specification is satisfied for all possible executions.

Model checking is a formal verification technique that is particularly well-suited for the analysis of highly concurrent systems and can uncover errors that are caused by very specific task scheduling, e.g., race conditions. Such errors are notoriously hard to reliably detect using simulation, as they rarely manifest themselves. Given a system model or source code, a model-checking tool verifies the system by a systematic exhaustive exploration of the system's state space. The main advantage of this approach is that it works fully automatically and does not require any user input during the verification process.

The main limitation of model checking is its scalability, since potentially the whole state space of a system has to be represented and explored. The state space usually grows exponentially with the number of variables or parallel processes, which is known as the state-space explosion problem. A wide range of approaches and techniques to mitigate this issue have been developed, which can make the verification of large-scale systems tractable. However, the effective use of these techniques often requires expert knowledge in formal modeling and verification. This severely hinders the widespread application of model checking in industry, and the aerospace domain is no exception [1-3].

In this paper, we investigate the scalability of model checking for the verification of behavioral models within early spacecraft design phases. In particular, we examine up to which model complexity model checking is still tractable and fast enough to be incorporated into the design process. For this, we

- 1. created a representative model for the mode management of a spacecraft which allows a flexible scaling of its complexity,
- 2. implemented transformations of the model into the modeling languages of various model-checking tools, and
- 3. systematically examined the analysis durations and memory usage for detecting deadlocks and livelocks using different model checkers.

To enable a semantically unambiguous modeling of the mode management, we define a formal syntax and semantics for state machines, where transitions between states define the possible mode switches and where additional mode constraints can be formulated. Furthermore, state machines may interact using synchronous and asynchronous communication, such that complex mode-management schemes and (semi-)autonomous behavior can be adequately captured. The complexity of the representative mode-management model can be adjusted in two dimensions. First, the model can be scaled in the number of state machines. Second, the type of interactions between the state machines can be freely selected, ranging from no communication at all, over synchronous communication, to asynchronous communication with increasing message buffer sizes.

The implemented transformation of state-machine models into the input languages of various model checkers is specifically designed to be transparently integrated into the design process and to be used by non-experts in formal verification. Therefore, it only utilizes fully automated optimizations and state-space explosion mitigation techniques that are provided by the selected model-checking tools and require no handcrafted model transformations or abstractions. Furthermore, the implementation compensates for the varying feature-sets of the targeted modeling languages by generating additional model code that emulates missing language constructs. In order to achieve a wide coverage of different state-space explosion mitigation techniques, we selected one or more representative model checkers for each technique, which allows us to compare their effectiveness for our specific application.

This paper is an extended version of a conference paper [4] and includes the following changes and additions. First, the modeling formalism has been modified to support synchronization between state machines. Second, the implementation of the transformational analysis approach has been completely rewritten to support both synchronous and asynchronous communication within the state-machine models. Third, a new mode-management model has been created that significantly differs from the model used in [4]. Finally, the scalability evaluation now includes an assessment of the impact of including synchronous and asynchronous communication.

2 Background

This section gives an overview of spacecraft systems engineering processes and the model-checking approach for formal verification and analysis.

2.1 Spacecraft systems engineering

The European Cooperation for Space Standardization (ECSS) divides the life cycle of a space system into seven phases, starting with phase 0, followed by phases A to F. Within phases 0 to D, the design, development, and manufacturing of spacecraft takes place [5]. The early design phase 0/A can be (partially) carried out in Concurrent Engineering Centers (CEC). Concurrent Engineering (CE) is an approach for design and development that emphasizes teamwork, discus-

sion, and rapid iteration. Here, the development tasks of the different engineering disciplines are conducted in parallel and collaboratively. The goal is to quickly establish a consistent system design incorporating the subsystems, equipment, and satellite configuration. The involved engineers exchange and store information using a common system model [6]. This model is created and manipulated using a CE software, such as virtual satellite [7].

The Concurrent Engineering Facility (CEF) is the CEC of the German Aerospace Center (DLR). A CE study in the CEF usually takes between one to three weeks and consists of several sessions. A session, generally lasting for approximately four hours, is divided into moderated and unmoderated work. The sessions are interrupted by breaks of up to one hour [6, 8]. A typical CE schedule can be found in [9]. During a CE study, the engineers create, extend, and modify to the system model. First, a decomposition of the system is established, e.g., by modeling the components that constitute the different subsystems. Then, various parameters, including masses and average power usage, are assigned to the components in order to enable system-level budget calculations. These are then analyzed for various system modes [8].

Verification activities throughout the life cycle of a space system are defined within the technical memorandum ECSS-E-TM-10-21A [10]. It covers requirement and design verification from phase 0 to B. Different types of simulators are introduced to verify mission, system, and performance requirements. Several approaches for verification, analysis, and simulation that can be run during or between CE sessions have been presented. Fischer et al. show a formal approach for checking whether an early design is feasible for reaching the mission goals [11]. Here, a verification time of several minutes is considered practical and allows for checking mission feasibility under certain restrictions. The approach has been optimized in [12] and extended to allow for the inclusion simulation models. In [13], it is shown how this approach can be automated and used for continuous verification during early design. A CE process tailored to launcher design is presented in [14]. Here, simulations are integrated into the design evaluation and are executed in parallel to unmoderated sessions. Then, the simulation results are ready for the next moderated session. For verification in phase B, a process for generating simulator configurations for a functional engineering simulator as well as a software validation facility is presented in [15].

2.2 Model checking

Model checking [16, 17] is a fully automatic verification technique. The system under consideration is classically represented using an automata-based formalism, e.g., labeled transition systems [18] or Kripke structures. The operational behavior of the system is expressed by transitions between states. Transition labels may represent, e.g, actions, commands, messages, or function calls. The system requirements are given as a formal specification expressed in a temporal logic, such as linear temporal logic (LTL) [19] or computation tree logic (CTL) [16]. Given both a model and a specification, a model-checking tool automatically checks whether the model satisfies the specification. In case there is a violation, a counterexample is produced. Commonly, the counterexample is a trace, i.e., a sequence of states and transitions, that shows how a state violating the specification can be reached. Using this information, either the model or the specification can be adjusted. For an in-depth introduction to model checking, we refer to [20, 21].

In order to reason about quantitative system properties, more expressive modeling formalisms are applied. Systems that exhibit both nondeterministic as well as probabilistic behaviors can be described by Markov decision processes and analyzed using probabilistic model checking [22]. If not only discrete system dynamics but also continuous dynamics need to be considered, hybrid model checking [23–25] is commonly utilized.

When model checking is applied to analyze complex systems, the corresponding models may become prohibitively large. The model size generally grows exponentially in, e.g., the number of concurrent processes. This issue is known as the state-space explosion problem. Several approaches have been developed to mitigate this problem, including, for instance, partial-order reduction [26, 27], assume-guarantee reasoning [28, 29], symmetry reduction [30], and SAT-based model checking [31, 32]. Furthermore, symbolic approaches may be utilized [33, 34]. Here, whole sets of states are represented symbolically using binary decision diagrams (BDDs) [35], rather than representing each state explicitly. With this technique, even the verification of large-scale systems becomes tractable [33].

3 Modeling of operational behavior

For describing spacecraft operational designs, we define a state-based modeling formalism, which is intended to strike a balance between simplicity and expressiveness. On the one hand, it should be simple enough to quickly and intuitively describe behavior, such as mode management, within early design phases or even during CE sessions. On the other hand, its expressiveness should allow engineers to adequately describe all behavioral aspects that arise during early design, i.e., concurrency, possibly asynchronous communication, and mode constraints. To this end, it incorporates constructs typically found in mode-management diagrams [36] and allows describing message-based communication like in, e.g., Harel statecharts [37].

Within this framework, an operational design may consist of one or more state machines which are executed concurrently. State machines can interact with each other by means of "handshaking," i.e., they synchronously participate in the interaction by executing their respective transition at the same time. If either one of the state machines is not ready to send or receive, the other's respective send or receive action is blocked. Choosing synchronization as the basic and sole communication primitive has several advantages. First, its formal definition is rather straightforward and some model-checking tools support it natively. Second, asynchronous communication can be derived from synchronization by modeling the asynchronous communication primitives explicitly as part of the model. This, in turn, enables a flexible choice of the concrete mechanism for message passing, e.g., whether all state machines share a message queue or not and whether messages must be processed in a strict FIFO ordering. Formally, both concurrency and synchronization are captured by a parallel-composition operator that combines two state machines into one, incorporating the behaviors of both. The operational behavior of the overall system is then obtained by a repeated application of the composition operator until all component state machines have been combined into a single system state machine. Additionally, constraints between individual state can be defined which express forbidden state combinations or dependencies between states. The kinds of constraints supported by the formalism are inspired by the kinds of constraints provided by ESA's Space Systems Design Editor [38]. Typically, such constraints are derived from mode tables [36] which specify the corresponding subsystem and equipment modes for a given system mode or mission phase. Further constraints may be inferred from dependencies between the subsystems or physical constraints. The semantics of a composed state machine under a set of constraints is defined as a transition system, a standard formalism for describing the operational behavior of reactive systems. Using such a standard formalism allows us to apply a wide range of existing tools for the simulation, analysis, and verification of the modeled system.

In the following, the syntax, graphical notation, and semantics of the modeling formalism are presented.

3.1 State machines

We begin with the definition of a state machine, which is adapted from the definition of labeled transition systems (see, e.g., [20]).

Definition 1 (*State machine*) A *state machine* is a tuple $\mathcal{M} = (\mathcal{S}, Act, \rightarrow, s^{init}, L, local)$ where \mathcal{S} is a finite set of states, *Act* is a finite set of actions, $\rightarrow \subseteq \mathcal{S} \times Act \times \mathcal{S}$ is the transition relation, $s^{init} \in \mathcal{S}$ is the initial state, *L* is a set of local state labels, and *local* : $\mathcal{S} \rightarrow \wp(L)$ labels each state

 $s \in S$ with the set of local states that are active in *s*. For a given action $\alpha \in Act$ and state $s \in S$, the successor state of *s* must be unique, i.e., if $(s, \alpha, s_1) \in \longrightarrow$ and $(s, \alpha, s_2) \in \longrightarrow$, then $s_1 = s_2$.

Intuitively, the operational behavior of a state machine is represented by the transitions between its states, i.e., if $(s, \alpha, s') \in \longrightarrow$ then the state machine moves from state *s* to state *s'* on action α . We write $s \xrightarrow{\alpha} s'$ for $(s, \alpha, s') \in \longrightarrow$. An action α may be interpreted as a message that is either sent or received, or it may also represent some internal operation. The finiteness of S and *Act* ensures that the state machine can be explored exhaustively and that model checking is decidable.

A state machine may either be *atomic*, representing, e.g., a single system component, or it may arise via composition of state machines. In the latter case, each state of the composed state machine in turn comprises a combination of states from the constituent state machines. The purpose of the set *L* and the function *local* is to preserve the information about which local states are active in a combined system state. For atomic state machines, the set of local states *L* is equivalent to the set of states, i.e., L = S, and the function *local* is defined as *local*(*s*) = {*s*}.

We now turn to the concurrent execution of state machines and interactions between them, which are formalized using the standard parallel-composition operator.

Definition 2 (*Parallel composition*) The *parallel composition* of two state machines $\mathcal{M}_i = (\mathcal{S}_i, Act_i, \longrightarrow_i, s_i^{init}, L_i, local_i)$ for $i \in \{1, 2\}$ with $L_1 \cap L_2 = \emptyset$ is defined as

$$\mathcal{M}_1 \parallel \mathcal{M}_2 = \left(\mathcal{S}_1 \times \mathcal{S}_2, Act_1 \cup Act_2, \longrightarrow, \langle s_1^{init}, s_2^{init} \rangle, \\ L_1 \cup L_2, local \right)$$

where $local(\langle s_1, s_2 \rangle) = local_1(s_1) \cup local_2(s_2)$ for $s_1 \in S_1, s_2 \in S_2$ and \longrightarrow is the smallest transition relation fulfilling the following rules.

$$\frac{s_1 \stackrel{\alpha_1}{\longrightarrow} _1 s'_1 \quad \alpha_1 \notin Act_2}{\langle s_1, s_2 \rangle \stackrel{\alpha_1}{\longrightarrow} \langle s'_1, s_2 \rangle} \qquad \frac{s_2 \stackrel{\alpha_2}{\longrightarrow} _2 s'_2 \quad \alpha_2 \notin Act_1}{\langle s_1, s_2 \rangle \stackrel{\alpha_2}{\longrightarrow} \langle s_1, s'_2 \rangle}$$

$$\frac{s_1 \stackrel{\alpha}{\to} _1 s'_1}{\langle s_1, s_2 \rangle \stackrel{\alpha}{\to} _2 s'_2} \quad \alpha \in Act_1 \cap Act_2$$

The parallel composition of two state machines is welldefined and yields again a state machine. The composition operator is both associative and commutative. Thus, to obtain the complete system state machine, the component state machines can be composed in any order, which always yields the same result (up to isomorphism).

The first two symmetric rules in Definition 2 realize the concurrent execution of the state machines via interleaving of transitions. That means there is a nondeterministic choice between either transitioning in the first state machine or in the second state machine. Intuitively, this nondeterminism may correspond, for instance, to external control inputs, environment changes, or different task scheduling. In case both state machines are ready to take a transition that is labeled with the same action α , they can take their respective transitions together and thus synchronize their execution, as stated in the third rule. Note that transitions with shared, i.e., synchronized, actions cannot be taken by one state machine alone without involving the other. Therefore, transitions with shared actions are blocked if the respective synchronization partner does not provide a matching transition with the same action.

3.2 Constraints

In an operational design, there are usually combinations of local states or modes that are not allowed under any circumstance. For instance, unfolding the solar panels of a satellite while it is still contained inside the launcher should generally be avoided. In order to describe such invalid state combinations, constraints can be added between states of different state machines, as shown in the example in Fig. 1. A forbid *constraint* (s, t), which is denoted as \succ , expresses that the states s and t must not be active at the same time. For instance, the state where the Spacecraft is in the Operate state but the Payload is turned Off is not a valid system state. A required constraint $(s, \{t_1, t_2, \ldots, t_k\})$, which is denoted as \rightarrow , indicates that state s can only be active if at least one of the states t_1, t_2, \ldots, t_k is active as well. In the example, the required constraint (Idle, {Off}) expresses that the Spacecraft state machine can only be in the Idle state if the Payload state machine is in the Off state. Note that a single required constraint $(s, \{t_1, \ldots, t_k\})$ expresses a disjunction over the states t_1, \ldots, t_k . This is useful if these states belong to the same state machine (since only ever one can be active at the same time). To express a conjunction, multiple required constraints can be used. For instance, the constraints $(s, \{t_1\})$ and $(s, \{t_2\})$ together require that both t_1 and t_2 must be active if s is active. Based on these notions, we formally define the valid states of a system.

Definition 3 (*Valid system state*) Given a state machine $\mathcal{M} = (S, Act, \rightarrow, s^{init}, L, local)$, a system state $s \in S$ is called *valid*, denoted as *valid*_{\mathcal{F},\mathcal{R}}(s), w.r.t. a set of forbid constraints $\mathcal{F} \subseteq L \times L$, where \mathcal{F} is a symmetric relation, and a set of required constraints $\mathcal{R} \subseteq L \times \wp(L)$, if the following conditions hold:

1.
$$\forall (p,q) \in \mathcal{F}. \neg (p \in local(s) \land q \in local(s))$$



Fig. 1 Two state machines with constraints between them. States are denoted as rounded boxes and are connected by transitions

2.
$$\forall (p, Q) \in \mathcal{R}. p \in local(s) \implies \exists q \in Q. q \in local(s)$$

The semantics of a state machine under a set of constraints is given in terms of a transition system. Since there is no notion of forbid constraints and required constraints in transition systems, these constraints must be resolved. We assume that in the concrete implementation of the modeled system, the violation of the constraints is strictly prevented by construction, the inclusion of some control mechanism, or by operational procedures. Therefore, in the context of the formal semantics, we assume that those state combinations that violate some of the constraints are never entered in any run of the system. Thus, the semantics of the constraints can be embedded into the transition system by simply removing any invalid states from the state space. This is formalized in the following definition.

Definition 4 (*Transition system semantics*) The behavior of a state machine $\mathcal{M} = (\mathcal{S}_{\mathcal{M}}, Act_{\mathcal{M}}, \longrightarrow_{\mathcal{M}}, s_{\mathcal{M}}^{init}, L, local)$ under a set of forbid constraints \mathcal{F} and a set of required constraints \mathcal{R} , where $valid_{\mathcal{F},\mathcal{R}}(s^{init})$ holds, is defined as a transition system $\mathcal{T} = (\mathcal{S}_{\mathcal{T}}, Act_{\mathcal{T}}, \longrightarrow_{\mathcal{T}}, \mathcal{S}_{\mathcal{T}}^{init})$ where

$$S_{\mathcal{T}} = \{ s \in S_{\mathcal{M}} : valid_{\mathcal{F},\mathcal{R}}(s) \}$$

$$Act_{\mathcal{T}} = Act_{\mathcal{M}}$$

$$\longrightarrow_{\mathcal{T}} = \{ (s, \alpha, s') \in \longrightarrow_{\mathcal{M}} : valid_{\mathcal{F},\mathcal{R}}(s), valid_{\mathcal{F},\mathcal{R}}(s') \}$$

$$S_{\mathcal{T}}^{init} = \{ s_{\mathcal{M}}^{init} \}$$

Consider again the example in Fig. 1. Its transition-system semantics after the parallel composition of the two state machines is presented in Fig. 2. Note that the action pl_off is shared by the state machines. Thus, in the resulting transition system both state machines change their respective local states on the transition from Operate, On to Idle, Off. Furthermore, in the system state Prepare, On, the Payload state machine cannot execute its transition labeled with pl_off , since the Spacecraft state machine does not provide



Fig. 2 Transition system semantics of the example in Fig. 1

the matching synchronizing transition in the Prepare state. Finally, we can observe that the synchronization of the two state machines is actually crucial under the given set of constraints. Supposing that the transition from Operate to Idle in the Spacecraft state machine were not labeled with the pl_off action, the system would contain a deadlock in the Operate, On state. The Spacecraft cannot move to the Idle state, since the Payload is not in its Off state and thus the required constraint would be violated. Similarly, the Payload cannot be turned Off, as this is prevented by the forbid constraint.

3.3 Asynchronous communication

The presented modeling formalism only supports synchronous communication between state machines, but not asynchronous communication where a sent message does not have to be received immediately but can be received at a later point in time. This may seem like a major limitation of the formalism. However, asynchronous message passing can be "implemented" using synchronous message passing by adding dedicated state machines that act as message buffers or queues, which has the advantage of flexibility regarding the choice of the concrete message-passing mechanism. The downside of the outlined approach to asynchronous communication is that the additional state machines have to be specifically defined for each model. However, since our verification approach relies on automated code generation anyway, this is not an issue.

Figure 3 shows an example of a state machine implementing a message queue of capacity 2, which can contain two possible message types *a* and *b*. Each state represents one possible configuration of the queue. Whenever a message is sent into the queue (using a "!"-marked transition), it is recorded by moving to the corresponding subsequent configuration. Likewise, receiving a message from the channel (using a "?"-marked transition) removes that message from the queue. Note that in this example, sending a message is blocked in case the queue is full. This is also the approach we took for in our analysis approach and evaluation. Depending on the context, it might also make sense to drop sent messages in case of a full queue. This can be achieved easily



Fig. 3 State machine for a FIFO-channel with capacity 2 and possible messages *a* and *b*. The messages enter and leave from left to right (\blacktriangleright), where messages sent into the channel are prefixed with "?" and messages received from the channel are prefixed with "?"

by adding self-loops to all states on the right. The example can be straightforwardly extended to allow for more message types or a higher capacity. The former increases the width of the machine's tree-like structure, whereas the latter increases its depth. The size of the queue's state space is both exponential in the number of messages and the capacity, posing a significant challenge to the scalability of verification.

4 Transformation-based analysis approach

To enable the formal verification of the state-machine models described in Sect. 3, we have implemented a transformation from state machines into the modeling languages of selected modeling-checking tools. In particular, the tools SPIN (version 6.4.9), NUSMV (2.6.0), PRISM (4.8.1), and STORM (1.9.0) were chosen for this work in order to cover different model-checking approaches and state-space explosion mitigation techniques. An overview of these tools is provided in Table 1. Both PRISM and STORM support multiple so-called engines, e.g., mtbdd and sparse, which differ in the underlying internal model representation as well as the analysis approach, as outlined in Table 2. The tools SPIN, PRISM, and STORM support explicit model checking, where each state and transition of the system is represented individually. SPIN utilizes partial-order reduction to reduce redundancies caused by equivalent interleavings due to concurrent execution of state machines. Furthermore, NUSMV, PRISM, and STORM implement symbolic model checking where the model is repTable 1 Overview of the selected model-checking tools

| Model checker | Model types | Modeling languages |
|---------------|--|-----------------------------|
| SPIN [39] | Transition systems | PROMELA |
| NUSMV [40] | Transition systems | SMV |
| Prism [41] | Markov chains, Markov decision processes | PRISM language |
| STORM [42] | MCs, MDPs, Markov Automata | PRISM language, JANI, other |

 Table 2
 Overview of the
 model-checking engines and internal model representatio

| Table 2 Overview of the model-checking engines and | Model checker | Engine | Model representation and analysis | |
|--|----------------|----------------------|---|---------------------------------|
| internal model representations | SPIN | | Explicit, partial-ord | er reduction |
| | NUSMV | | Symbolic using BDDs | |
| | Prism | Explicit | Explicit | |
| | | MTBDD | Symbolic using multi-terminal BDDs (MTBDDs) | |
| | | Sparse | MTBDDs, sparse matrices | |
| | | Hybrid | MTBDDs, sparse matrices | |
| | STORM | Sparse | Explicit, sparse matrices | |
| | | DD | MTBDDs | |
| | | Hybrid | MTBDDs, sparse matrices | |
| Table 3 Overview of the | Language | Concurrent processes | Synchronization | Asynchronous messages |
| concepts natively supported by | | concurrent processes | Synemenization | |
| the modeling languages | PROMELA | \checkmark | \checkmark | \checkmark (bounded channels) |
| | SMV | * | * | * |
| | PRISM language | \checkmark | \checkmark | × |

resented using BDDs. Although the systems we consider in this paper are purely nondeterministic, we included the probabilistic model checkers PRISM and STORM, since they are still actively developed and include state-of-the-art optimizations for state-space explosion mitigation. Additionally, their quantitative analysis capabilities are required in case the state machine formalism is extended with quantitative properties. Since Markov decision processes (MDPs) subsume transition systems (by setting all transition probabilities to 1.0), probabilistic model checkers can also be applied to verify purely nondeterministic models. Note that neither partialorder reduction nor symbolic model checking require any additional information or annotations and can be used as-is on the transformed models.

4.1 Transformation into formal modeling languages

The modeling languages of the selected tools differ in the concepts that are supported natively (see Table 3 for an overview). For this reason, we opted to first transform a given set of state machines into an intermediate representation, namely guarded-command programs. Then, further transformation steps, such as the generation of additional model elements or the composition of programs, are added to account for missing language features. Finally, the

guarded-command programs are converted into the concrete syntax of the modeling languages. The overall transformation approach is outlined in Fig. 4.

A guarded-command program is represented using an abstract syntax tree and does not have a concrete syntax yet. It comprises a set of bounded integer variables, representing the possible states, and a set of commands that describe the transitions between states. A command consists of an action, a guard, and an update, where the guard is a Boolean expression over the state variables. If the guard evaluates to true for the current values of the variables, the command may be executed, which updates the variables by assigning new values. A command's action serves the same purpose as the transition actions in Definition1 and may be used for synchronization. The transformation also resolves the constraints between state machines by encoding them into the appropriate guards.

4.1.1 PRISM language

For the PRISM language, the transformation of the abstract to the concrete syntax is straightforward. The resulting PRISM model for the example in Fig. 1 is shown in Listing 1. Each state machine and its equivalent guarded-command program corresponds to a module in the PRISM model (lines 1



Listing 1 Corresponding PRISM model for the system shown in fig. 1, transformed for asynchronous communication

and 10). The integer variable storing the machine's state (lines 3 and 12) is followed by the guarded commands, where each command corresponds to one of the state machine's transitions. For instance, the command in line 5 represents the transition from the Idle to the Prepare state, where the guard specifies the source state and the update assigns the successor state to the local variable. The encoding of the constraints into the guards prevents the execution of any command that would move the system into an invalid state. For example, moving from Prepare to Operate is forbidden in case the Payload is Off, which is captured by the condition $s_{payload} != 0$ in line 6 (the symmetric guard is in line 15). The required constraint is encoded analogously (lines 7 and 14). The modules in a PRISM model are executed concurrently and synchronize over shared actions, thus no further transformations of the guarded-command programs are required.

4.1.2 SMV

Unlike PRISM and STORM, NUSMV does not provide a builtin mechanism for concurrently executing state machines that is compatible with our semantics. Therefore, it is necessary to perform the composition of the guarded-command programs into a single guarded-command program before the transformation into the SMV language (cf. the parallel-composition step in Fig. 4). The definition of parallel composition (Definition 2) can be lifted to guarded-command programs and proceeds as follows. Let P_1 and P_2 be programs that are composed into the program $P_{1\parallel 2}$. All unsynchronized commands of both P_1 and P_2 are copied without modification to $P_{1\parallel 2}$. The commands that share a common action are pairwise combined into a single command by taking the conjunction of their guards and by joining their updates. Note that the parallel composition on the level of guarded commands may lead to an exponential blow-up in the number of resulting commands, since for the synchronization all possible pairings of commands have to be considered. The result of composing the state machines from the example in Fig. 1 and transforming them into SMV is presented in Listing 2. The transition relation (lines 8-11) is described by a single Boolean expression over the variables of the model and the updated variables of the successor (next) state. Transitions where only one of the state machines moves to its successor state are realized by only updating its variable and fixing all others. For instance, in line 8, only the Spacecraft state machine takes its transition, while the Payload state machine remains in its current local state(next(pl) = pl). The synchronization of both state machines over the pl_off action is realized in line 11, where both update their respective state simultaneously.

4.1.3 Promela

The transformation of guarded-command programs into PROMELA is, besides syntactical differences, very similar

```
MODULE main
1
  VAR
2
    sc : {Idle, Prepare, Operate};
3
    pl : {Off, On};
4
  TNTT
5
    sc = Idle & pl = Off;
6
   TRANS
7
     (sc = Idle & next(sc) = Prepare & next(pl) = pl)
8
     (sc = Prepare & pl != Off & next(sc) = Operate & next(pl) = pl)
     (pl = Off & sc != Idle & next(pl) = On & next(sc) = sc)
10
     (sc = Operate & pl = On & next(sc) = Idle & next(pl) = Off);
11
  CTLSPEC EF sc = Prepare;
12
  CTLSPEC EF sc = Operate;
13
  CTLSPEC EF pl = On;
14
  CTLSPEC AG (sc = Idle -> EF sc = Prepare);
15
16
  CTLSPEC AG (sc = Prepare -> EF sc = Operate);
  CTLSPEC AG (sc = Operate -> EF sc = Idle);
17
  CTLSPEC AG (pl = Off -> EF pl = On);
18
  CTLSPEC AG (pl = On -> EF pl = Off);
19
```

Listing 2 Corresponding SMV model for the system shown in fig. 1 with synchronous communication

```
module chan_spacecraft_payload
1
     // empty: 0, pl_off: 1, pl_on: 2
2
     c_0 : [0 .. 2] init 0;
3
     c_1 : [0 .. 2] init 0;
4
5
      // if the channel still has capacity, shift content and add message
6
      [send_pl_off] c_1 = 0 \rightarrow (c_0' = 1) \& (c_1' = c_0);
      [send_pl_on] \quad c_1 = 0 \rightarrow (c_0' = 2) \& (c_1' = c_0);
8
10
      // if the message is in the channel, remove it from end
      [recv_pl_off] c_0 = 1 \& c_1 = 0 \rightarrow (c_0' = 0);
11
      [recv_pl_off] c_1 = 1 \rightarrow (c_1' = 0);
12
      [recv_pl_on] = 2 \& c_1 = 0 \rightarrow (c_0' = 0);
13
      [recv_pl_on] c_1 = 2 \rightarrow (c_1' = 0);
14
   endmodule
15
```

Listing 3 PRISM module for a channel with capacity 2

to the transformation into the PRISM language. However, while PROMELA does provide built-in constructs for both synchronization and even asynchronous message passing, their semantics is slightly different from the one we defined in Sect. 3. In particular, synchronization that is conditioned on the current state of a state machine is not possible. Rather, the synchronization and evaluation of the guard that determines the current state are done sequentially, which introduces a lot of additional states. The authors are not aware of any workaround that allows us to synchronize and evaluate a guard in a single atomic step. Therefore, we decided to follow the same approach as for NUSMV, i.e., performing the composition beforehand, for all models that contain synchronization.

4.2 Code generation for asynchronous communication

As described in Sect. 3.3, asynchronous communication between state machines is realized by generating additional guarded-command programs that implement the communication primitives. In this work, we opted for unidirectional point-to-point channels with a fixed capacity. Since each channel usually only needs to handle a few different message types, this approach potentially allows for a more compact model representation (in terms of system states) than a single shared message queue. An example for a generated channel between the Spacecraft and Payload state machines with capacity 2 and the possible messages pl_on and pl_off

```
label "SC_Idle" = (s_spacecraft = 0);
1
   label "SC_Prepare" = (s_spacecraft = 1);
2
   label "SC_Operate" = (s_spacecraft = 2);
   // state Spacecraft.Prepare is reachable
5
   E [ F "SC_Prepare" ];
6
7
   // state Spacecraft.Operate is reachable
8
   E [ F "SC_Operate" ];
9
10
11
12
   // from Idle, Prepare is reachable
13
   A [ G "SC_Idle" => E [ F "SC_Prepare" ] ];
14
15
16
   // from Operate, Idle is reachable
17
   A [ G "SC_Operate" => E [ F "SC_Idle" ] ];
18
   // ...
19
```

Listing 4 Snippet of CTL properties corresponding to the system shown in fig. 1

is shown in Listing 3. This module describes a FIFO-channel, where putting messages into the channel and taking messages from it is achieved via synchronization. Note that, besides the different action names, the corresponding state machine of this module is equivalent to the one shown in Fig. 3. Since channels are also generated as guarded-command programs (see again Fig. 4), they are handled the same as the programs arising from the transformation of the state machines in all subsequent steps, including the parallel composition and transformation into the concrete syntax of the modeling languages.

4.3 Generation of specifications

In addition to the behavioral model, a specification in the form of temporal properties is automatically generated from the state-machine model. Thus, the user does not need to be familiar with temporal logics to check basic properties. Intuitively, the first part of the generated specification requires that every local state of each state machine is actually reachable. More specifically, for each local state s in the model there should be a reachable system state g that contains the local state s, i.e., $s \in local(g)$. Furthermore, the second part of the specification requires that a local state can eventually be left by transitioning to any of its successor states. This ensures that every state machine can eventually make progress and does not get stuck within a state indefinitely. In the context of commanding a spacecraft, this ensures that all components of the system remain controllable. Additionally, the satisfaction of these properties guarantees that the system does not contain local deadlocks, i.e., situations where only a subset of the state machines are in deadlock but the remaining state machines can still make progress. In our implementation, the system must fulfill its specification for any possible environment. Formally this means that in each state where the system may receive a command, one of the enabled commands is chosen nondeterministically and sent to the system. This ensures that the system is free from deadlocks for any possible command sequence.

The temporal properties derived from the state-machine model are formulated in CTL. Consider again the example in Listing 2. In the SMV language, the properties are defined as part of the module description. The first three properties (lines 12–14) correspond to the first part of the specification. The EF operator intuitively means that there Exists a path (from the initial system state), where Finally (i.e., eventually, after some finite amount of steps) the condition given after the operator holds. Thus, line 12 specifies that there is a path, such that the Spacecraft state machine is in the Prepare state. This property is satisfied, since there is such a path (see the first transition in Fig. 2). The remaining properties formalize the second part of the specification (lines 15-19). An AG formula is satisfied if for All paths it holds that the condition after the operator is true Globally (in every state of the path). Thus, the property in line 16 expresses that from every state, where the Spacecraft is in its Prepare state, a state where the Spacecraft is in Operate can be reached eventually. For PRISM and STORM, the properties are put in a separate file. An excerpt of the PRISM properties is shown in Listing 4. Apart from syntactical differences, the properties are equivalent to the ones described for the SMV model.

4.4 Integration into the MBSE tool Virtual Satellite

The MBSE tool virtual satellite [7] provides both a graphical editor and a table-based editor for authoring state machines with constraints as described in Sect. 3. Furthermore, virtual satellite allows the user to extent its functionality using so-called *apps*, which are standard Java programs that are executed within virtual satellite and which have access to virtual satellite's data model, including the state machines, over an API. We implemented the previously described transformations into the model checker input languages as such an app. For the code generation, we utilized the built-in template expression mechanism of the XTEND language.

5 Evaluation

In this section, we present the experimental evaluation of model-checking performance for spacecraft operational designs. In particular, the following research questions are addressed to determine whether the analysis of large-scale early operational designs using model checking is feasible.

- (RQ1) How much time is required for the analysis, depending on the system size (in the number of states and state machines) and the kind of message passing between state machines?
- (RQ2) How much memory does the analysis of an operational design require?

In order to answer these research questions, we have created a representative operational design that may arise within an early design phase of a satellite. The model can be instantiated for different kinds of message passing between the state machines. In particular, we have created the following model variants:

- **no comm.**: There is no communication, i.e., no message passing, between state machines.
- sync: State machines interact via synchronous messages.
- **async** *n*: Messages between state machines are sent asynchronously, where the capacity *n* of each channel size ranges from 1 to 3.

All variants of the model can be scaled by increasing the number of state machines which, in turn, also increases the number of states. Note that the number of states grows roughly exponentially with the number of state machines and, in case of asynchronous communication, with the channel capacity. The largest operational designs we consider consist of up to 254 state machines, as, from our experience, a design with more components is highly unlikely to arise during early design phases. For instantiating the operational designs, we have implemented an app in virtual satellite [7] that generates a set of state machines in virtual satellite's data model for a given size and communication kind. The generated operational designs have been transformed into the input languages of selected model-checking tools using the implementation outlined in Sect. 4.4 and were finally verified, measuring both time and memory consumption.

The evaluation follows the guidelines for performing empirical studies on formal methods [43] where appropriate. The generated models, scripts for running the experiments, and the measurement data is available online [44].

5.1 Analyzed operational design

To provide more context to the experiments, this section gives a brief overview of the analyzed operational design. The model is inspired by the state-machine models discussed in [45, 46], an internal reference model, and our own experience in satellite system design. The different system, subsystem, and equipment modes may be switched via commands from the ground segment. In the model variants with message passing, some equipment modes are also switched by other state machines. The model is completely time-abstract and the latency of message passing is not quantified. A high-level architectural overview of the design is shown in Fig. 5. It comprises a Spacecraft state machine which captures the top-level mode, e.g., Launch or Nominal, a state machine describing the attitude and orbit control system (AOCS) as well as power control and distribution unit (PCDU) and command and data management (CDMU) state machines. Additionally, there are several auxiliary state machines for various equipment (payloads, batteries, reaction wheels (RW), sensors, and thrusters). A representative set of the state machines is presented in Fig. 6.

The states of the state machines are connected with various constraints stating which modes must and must not be active at the same time. For instance, the On state of the payload requires that the FinePointing mode of the AOCS is active and in the FinePointing AOCS mode the reaction wheels must not be turned Off, expressed using a forbid constraint. Generally, the states of the auxiliary state machines are constrained by the top-level mode as well as the AOCS state. However, there are no constraints between the auxiliary state machines.

In the model variants with message passing, the system state machine as well as the AOCS state machine may exchange messages with the PCDU, CDMU, and auxiliary state machines, as shown in Fig. 5. This is used, for instance, to model the autonomous transition to a Safe mode. Switching to this mode sends messages to the other system components such that they either switch off or switch to their redundant backup component. Some transitions, like the transition from FinePointing to OrbitControl (cf. Fig. 6), require sending or receiving multiple messages. However, the modeling formalism only allows for sending at most one message on each transition. Therefore, such multi-message transitions, where each transition is only annotated with a single message.

The smallest instance of the design without communication comprises 9 state machines and its corresponding transition system has 3273 states.

5.1.1 Deadlock detection and repair

During the creation of the operational design, we detected and fixed multiple unintended and unexpected deadlocks using the implementation described in Sect. 4. In particular, the analysis was carried out on the smallest model instance. Since for this model size the results were produced almost instantly, fast iterations of modeling and analysis were possible. One class of defects we found was characterized by the interaction between forbid constraints and requires constraints, similar to the example described in Sect. 3.2. Another class of deadlocks was caused by a combination of synchronization and constraints. For instance, one state machine



Fig. 5 High-level overview of the operational design. Each box represents a state machine, and each dashed line represents a communication channel, where the arrow indicates the direction. State machines that are cloned during model scaling are filled in gray and are marked with an asterisk (*)

Fig. 6 The AOCS, CDMU, and Thruster state machines of the analyzed design. The constraints have been omitted for better readability



could only progress upon receiving a certain message, but the corresponding sender was blocked from actually sending the message due to a forbid constraint. While some of the deadlocks were caused by simple mistakes during modeling, e.g., because two state were erroneously connected by a constraint, other deadlocks revealed actual design errors. In these cases, the system was found to be over-constrained and removing the superfluous constraint fixed the deadlock. Note that the found defects were not immediately apparent in a visual inspection of the state-machine diagrams and finding the deadlocks using simulation alone would have been difficult, since they were only triggered by a very specific scheduling of the state machine execution. While the evaluation of the approach's practicability was not the focus of the evaluation, this experience indicates that the formal verification of early operational designs is indeed useful in practice.

5.1.2 Model scaling

Scaling of the operational design to larger instances with more state machines is accomplished by cloning the auxiliary state machines, which are marked in gray in Fig. 5. For generating a design with n + 1 state machines from a design with *n* state machines, one of the auxiliary state machines with the least number of copies is selected. Then, a copy of this state machine, including all connected forbid and required constraints, is created and added to the design. If the state machine can send or receive messages, copies of the corresponding message types are created and, in case of the model variants with asynchronous message passing, new instances of the corresponding channels are created as well. Note that adding an additional message type also implies that the other party involved in sending or receiving that message also must be modified, such that the message is actually sent or received. For instance, adding another state machine for a reaction wheel, which receives the rw on message from the AOCS, also adds one state and one transition to the AOCS state machine. The selection of the next state machine to clone proceeds in a round-robin fashion, i.e., the least recently cloned state machine is selected next. The round-robin strategy guarantees a deterministic scaling of the model and also ensures an even distribution of the different types of auxiliary state machines. We have also experimented with a randomized selection of the next state machine to clone. However, this had no significant influence on the measurements. Note that the general structure of the model, i.e., several equipment state machines connected to a central system state machine and an AOCS state machine, is preserved by the described scaling approach. Thus, even the scaled-up models provide a reasonable approximation of real-world models. Furthermore, since copying the constraints and communication channels does not introduce new constraint patterns, the scaling does also not introduce new deadlocks. However, we have also verified that this is actually the case by checking all model instances for deadlocks and no deadlocks were found. Since all the generated model instances are free of deadlocks, it is ensured that the whole state space is explored during model checking.

5.2 Data collection procedure

The model has been instantiated for a number of state machines ranging from 9 to 254. The resulting state-space sizes of all model variants are shown in Fig. 7. For better readability, the sizes upwards of 70 state machines have been omitted. The largest instance with 254 state machines of the model variant without communication has 5.9×10^{78} states. Note that in the model-checking community, even models with more than 10^8 states are considered as large-scale [33]. As expected, the exponential growth of the variants with



Fig. 7 Number of system states depending on the number of state machines for each model variant (no communication, synchronous communication, asynchronous communication with channel sizes 1–3)

asynchronous communication increases with the channel capacity. The variant with synchronous communication has the slowest rate of growth, since the synchronization prohibits some state combinations that are possible in all other variants.

5.2.1 Variable ordering in symbolic model checking

Each generated instance has then been automatically transformed into the modeling languages Promela (for SPIN), SMV (for NUSMV), and the PRISM language (for PRISM and STORM). All mentioned model checkers with the exception of SPIN support symbolic model checking which uses binary decision diagrams (BDDs) for the model representation. The size of these BDDs, and with it the verification time, crucially depends on the ordering of the variables that span the model's state space. To avoid scalability issues due to a "bad" variable ordering, reordering was applied to the generated models. For the SMV models, the built-in reordering support of NUSMV has been utilized. At the time of writing, the standard version of PRISM did not support automated variable reordering. Therefore, we used an extended version of PRISM [47] to perform the BDD optimization.

5.2.2 Experiment setup

We conducted two sets of experiments for measuring the time and memory requirements for the verification of all model variants using the selected model checkers. In the first set, the generated model instances were checked for global deadlocks, i.e., system states that have no outgoing transition, meaning that none of the state machines can progress. Since none of the models actually contains a deadlock, the whole reachable state space of each instance is explored completely. This is the worst case for deadlock checking and thus the measurements provide an upper bound for the analysis time and memory consumption. In the second set of experiments, the satisfaction of the generated temporal properties (see Sect. 4) is checked.

5.2.3 Time and memory measurements

For the time measurements, we rely on the built-in diagnostics of the model-checking tools. In what follows, we consider the analysis time as the combined time needed for model parsing, construction, and analysis. The peak memory consumption, specifically the maximum resident set size, was measured using GNU time. We additionally used the elapsed-time measurement of the time command to crosscheck the analysis time reported by the model checkers. The experiments were executed sequentially, from the smallest to the largest instance. A series of runs for a single model checker was aborted once a timeout of 30 min or a memory consumption of 10 GB was reached. Both PRISM and STORM implement multiple engines, which use different internal model representations and model-checking algorithms. For PRISM, the hybrid and sparse engine show almost identical timing and memory characteristics to the mtbdd engine, so only the latter is presented in the following. For the same reason, the results for the hybrid engine of STORM are not shown. All experiments have been conducted on a workstation with an Intel Core i9-13900K and 128 GB RAM running Ubuntu 22.04 LTS.

5.3 Results

In the following, the experiments are evaluated with respect to the research questions.

5.3.1 Analysis time

We first consider the required time for deadlock checking of increasingly large models using different model checkers. The measurement results for the variant without communication are shown in Fig. 8. The model-checking engines relying on an explicit representation of the state space, where every individual state is stored separately, are most susceptible to the state-space explosion problem and scale only to 19 (PRISM explicit) or 24 (STORM sparse) state machines before running out of memory or reaching a timeout. The SPIN model checker is also based on explicit model checking, but additionally uses partial-order reduction and thus reached a size of 27 state machines. All other used model checkers and engines which are based on a symbolic state space representation with BDDs allowed us to check for deadlocks even for the largest system instance without hitting a timeout, with



Fig. 8 Time needed for deadlock checking (no communication)



Fig. 9 Time needed for checking temporal properties (no communication)

STORM being the fastest. Even though the analysis time grows exponentially for all approaches, the growth for symbolic approaches is much slower than for explicit. The measurements for verifying temporal properties show similar results (see Fig. 9). These results indicate that the model's structure, i.e., concurrent state machines constrained by a small set of central state machines, admits a compact symbolic representation. Note that the symbolic engines of STORM currently do not support the analysis of all considered temporal properties and thus their run times were omitted from the plot. Furthermore, the time for transforming the models from their state-machine representation into the input languages of the model checkers is not included in the presented analysis times. For the largest analyzed instance (254 state machines), the transformation into the SMV model took 1.3 s, whereas the overall analysis took 50 s using NUSMV.



Fig. 10 Time needed for deadlock checking (synchronous communication)

Introducing synchronous communication has a significant negative impact on the scalability, as shown in Fig. 10. Here, only STORM is able to check the largest instance, while PRISM and NUSMV hit the timeout much earlier. Since this model variant's state space is comparable to the variant without any communication, this indicates that synchronization significantly increases the size of the model's symbolic representation. Note that only PRISM and STORM natively support synchronization (as defined in Sect. 3) and thus allow for better scalability than NUSMV.

For the model variants with asynchronous communication, the scalability is much more limited. Using STORM, checking the instances with 37 (for a channel size of 1) to 26 (for a channel size of 3) state machines is still possible (see Fig. 11). Notably, for these variants the scalability is limited by the available memory rather than the time. Interestingly, for the verification of temporal properties in the variant with channel capacity 3, SPIN is able to outperform both PRISM and NUSMV, as shown in Fig. 12. The reason is that SPIN uses on-the-fly model checking, where the state space is explored during property checking, instead of exploring the whole state space beforehand.

Given these results, we can answer RQ1, concluding that an analysis of models with no communication or synchronous communication using *symbolic model checking* requires only minutes or tens of minutes even for the largest instances. For asynchronous communication, only small- to medium-sized models can be analyzed.

5.3.2 Memory usage

Figure 13 shows the peak memory usage for verifying the temporal properties depending on the state space size for the variants without communication. For explicit model check-



Fig. 11 Time needed for deadlock checking (asynchronous communication, channel size 3)



Fig. 12 Time needed for checking temporal properties (asynchronous communication, channel size 3)

ing (SPIN, PRISM explicit, STORM sparse), the memory usage grows exponentially. The same is true for NUSMV, although the growth is much slower. For STORM and PRISM, the memory usage is capped at just below 4 GB and between 1 GB and 2 GB, respectively. In case of PRISM, the available memory for the BDD representation is limited to 1 GB by default. However, increasing this limit did neither incur a higher memory usage nor did it reduce the analysis time.

The memory usage for models with synchronous communication shows similar characteristics (see Fig. 14), with the exception of NUSMV, which exhibits a much faster exponential growth. For asynchronous communication, the memory usage exceeded the limit even for medium-sized models.



Fig. 13 Peak memory usage for checking temporal properties (no communication)



Fig. 14 Peak memory usage for checking temporal properties (synchronous communication)

These results provide an answer for RQ2. For the considered operational design, 4 GB of memory are sufficient in case of no communication or synchronous communication between state machines. However, the analysis of models with asynchronous communication exceeded the memory limit of 10 GB even for medium-sized instances.

5.4 Threats to validity

The operating system and the hardware may cause variations in the time measurements, which threatens internal validity. This has been accounted for by using three runs for each analysis with a warm-up run beforehand. The maximum relative standard deviation between runs was 13.8%, but for almost all analysis runs the deviation was below 5%, showing minimal, or at least consistent, outside influences. Internal validity is further threatened by the fact that the considered model checkers use different input languages, which may introduce subtle semantic differences in the generated models. In order to make sure all model checkers operate on the same state spaces, the number of states and transitions as reported by the model checkers have been compared for all generated instances. For any given model instance, the number of states and transitions of the SMV, PRISM, and PROMELA models were identical. Additionally, the state-space structure of the smallest generated models has been investigated using the simulation facilities of the respective model-checking tools. No differences between the generated models have been found.

Using a single operational design for the experiments threatens external validity. However, the considered operational model was specifically designed to be representative and structurally close to the designs that may arise within real projects. Note that the operational design analyzed in this paper is not the same as the one presented in the conference publication [4], but still exhibits similar time and memory requirements for the analysis. This indicates that the results are indeed generalizable to some degree for similarly structured models.

5.5 Discussion

The experiment results indicate that generally, the verification of operational designs using model checking is feasible. For models without communication between state machines, even large-scale models can be analyzed. The scalability of the approach is more limited in case of synchronous or asynchronous communication within the model, where only small- to medium-sized models were analyzable within the given time and memory limits. However, early operational designs with up to 250 different state machines are the exception rather than the rule and in practice, such designs are often much smaller. Thus, even for designs that include message passing, the verification using model checking is applicable in most cases.

In contrast to our previous findings [4], where the model checker NUSMV outperformed all other tools for both deadlock checking and checking of temporal properties, the experiments in this paper did not establish a clear best tool for the verification and analysis in all scenarios. For deadlock checking, the symbolic engine (dd) of STORM was performing best in all cases. For the verification of the temporal properties, where STORM's symbolic engine is not fully applicable, NUSMV (for no communication) as well as PRISM and SPIN (for models with communication) were favorable. This means that the implementation presented in Sect. 4 covering the transformation into the input languages of several model checkers is useful beyond the experimental evaluation, as it allows the selection of the most appropriate model-checking tool for a given verification or analysis task.

Given the comparatively low time requirements of the model-checking process, the verification can be potentially conducted even alongside concurrent engineering sessions (cf. Sect. 2.1). Since the presented transformation approach is fully automated and requires no hand-crafted abstractions or optimizations of the generated models, the verification can be transparently integrated into existing modeling and engineering software. Also, while having an expert in formal verification in the engineering team certainly is advantageous, it is not strictly required for applying the presented approach. The memory requirements of the verification can easily be met by today's commodity hardware. Thus, the analysis can potentially be executed on the engineers' local workstations.

6 Related work

In the following, we discuss the related work concerning the formal verification of behavioral models and the application of formal methods in the space domain.

6.1 Formal verification of state-based behavioral models

A wide range of approaches and tools targeting the formalization and formal analysis of high-level state-machine models have been presented, in particular for Harel statecharts [37] as well as UML/SysML state machines. A recent survey by André et al. [48] provides a comprehensive overview of both formal semantics for UML state machines and transformation-based analysis approaches that leverage model checking for the formal verification. Both Fecher et al. [49] and Liu et al. [50] propose an almost complete formal semantics for UML state machines in terms of labeled transition systems, conceptually comparable to our definition in Sect. 3, but alternative characterizations, e.g., in terms of graph-transformation systems [51], are possible as well. While there are dedicated model-checking tools for UML state machines, e.g., presented in [52], many model-checking approaches are transformation-based, utilizing existing general-purpose model checkers. Examples range from the early work by Latella et al. [53], which employs SPIN to verify a subset of UML statecharts, to the recent approach proposed by Horváth et al. [54], which is based on the Gamma framework [55] and utilizes UPPAAL [56] as well as THETA [57] to analyze a subset of SysML models, supporting constructs often found in industry-grade models. The tool presented by Kölbl et al. [58] is particularly related to our transformation approach (cf. Section 4), as it also targets PROMELA, SMV, and the PRISM language. However, in contrast to our approach, which (partially) performs the composition of the state machines before the transformation to ensure isomorphic models across all model checkers, their approach encodes the composition into the models, resulting in structurally different state spaces. The latter approach potentially results in much more compact representations of the transformed models, i.e., the size of the resulting PROMELA or SMV source code, but the resulting state space is usually larger due to the additional variables required in the model. Interestingly, only few works [58–61] utilized symbolic model checking, even though it has shown the most promise with regards to scalability in our evaluation. Furthermore, none of the aforementioned transformationbased approaches were evaluated regarding their scalability, but Horváth et al. mention it as a challenge [54].

Note that even though our formalism is not a subset of UML/SysML state machines in the strict sense, it still shares those constructs that have the most significant impact on the scalability of model checking for state machines, in particular message passing/events and concurrent execution. Thus, we expect that the scalability results presented in Sect. 5 should generalize to the analysis of UML/SysML state machines.

6.2 Applications of model checking in spacecraft engineering

Several successful applications of model checking in the aerospace domain have been reported in the literature. The SPIN model checker [39] has been utilized to verify a dually redundant spacecraft controller [62], the downlink module, sequencing module [63] as well as the multi-threaded plan execution module of the Deep Space One's flight software [64], critical parts of the Mars Science Laboratory's software [65], and parts of a launch vehicle's on-board computer software [66]. Brat et al. analyzed an autonomous docking system [67] using the LTSA model checker [68]. In [45], an Attitude and Orbit Control System (AOCS) is verified using the symbolic model checker NUSMV [40] to show the applicability of model checking for this use case. Esteve et al. demonstrate a formal modeling and analysis approach accompanying the development of a modern satellite platform [69]. They apply the COMPASS tool set [70] for various analyses. In [71], the control software of the CubETH nanosatellite is verified using NUXMV [72], an extended version of NUSMV featuring SAT-based and SMTbased model checking. Nardone et al. propose an approach for verifying the autonomous reconfiguration functionality of a satellite system [73] using the probabilistic model checker PRISM [41]. PRISM is also utilized in [74] to analyze the reliability, availability, and maintainability of a satellite system. The approach presented in [46] focuses on the concurrency and interactions of components in a satellite's mode management. Here, the CAAL [75] tool is utilized for the verification. An application of hybrid model checking is presented by Chan and Mitra [76]. Here, the safety of an autonomous spacecraft rendezvous is analyzed using SPACEEX [25] and their own hybrid model-checking approach.

While model checking can help to detect errors which are hard to find using testing and simulation, its limited scalability is still perceived as a major hurdle for widespread adoption [2, 3, 77]. Several of the above mentioned works ([46, 62, 66, 71, 73]) state that they either faced or expected scalability issues of their chosen approach. However, none actually quantified or systematically evaluated the scalability of the utilized model-checking tools.

The mentioned case studies and approaches can be divided by the project phase they target. While [45, 63–66, 69] focus on the verification of flight software which is typically developed during phases C and D, the approaches in [46, 62, 71, 73, 76] are applicable during earlier project phases. Only few of the cited works state that the verification activities were actually performed alongside the development [65, 69] rather than after the fact. Furthermore, the formal modeling and analysis were carried out by experts in formal verification and thus were not transparently integrated into the design process.

7 Conclusion

We have examined the scalability of model checking for verifying spacecraft operational designs within early spacesystem design phases. For this, a model of a satellite's mode management has been investigated. Its behavior is expressed in a state-machine formalism that allows for the concurrent execution of state machines and where interactions between state machines are captured by synchronous or asynchronous communication. The goal of the verification was to show that the model contains no deadlocks and that all system modes, subsystem modes, and equipment modes can eventually be activated or deactivated. The model was built to be easily scalable by increasing the number of concurrent state machines and furthermore allows a selection of the complexity of interactions between state machines. We have implemented transformations of the state-machine model as well as the specification into the input modeling languages of various model-checking tools. This enabled us to compare different state-space explosion mitigation techniques w.r.t. analysis time and memory consumption. The results show that for models, where dependencies and interactions between state machines are only expressed using constraints, symbolic model-checking scales up to large-scale systems with up to 250 state machines. For more complex models that include synchronous or asynchronous communication, the scalability is more limited, but the analysis of mediumsized models with up to 30 state machines is still tractable. These results could be achieved without requiring handcrafted model optimizations or abstraction, only relying on the automated built-in optimizations of the model checkers. This means that the verification approach using model checking can be transparently integrated into early design processes without requiring the support of experts in formal verification.

The work presented here can be extended in several directions. The modeling formalism could be extended to enable a reasoning about quantitative properties, such as energy consumption or reliability. Since the usage of synchronous or asynchronous communication has a significant impact on the scalability of the present approach, automated techniques for minimizing channel capacities while preserving the relevant system properties could be investigated. The current implementation of the approach utilizes the tool Virtual Satellite [7] for creating and transforming the state-machine models. This implementation could be fully integrated into the tool or also integrated into other design tools, which would enable a more streamlined integration into the design process.

Funding Open Access funding enabled and organized by Projekt DEAL.

Declarations

Conflict of interest The authors have no competing interests to declare that are relevant to the content of this article.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecomm ons.org/licenses/by/4.0/.

References

- Davis, J.A., Clark, M.A., Cofer, D.D., Fifarek, A.,Hinchman, J., Hoffman, J.A., Hulbert, B.W., Miller, S.P., Wagner, L.G.: Study on the barriers to the industrial adoption of formal methods. In: Pecheur, C., Dierkes, M. (eds.) Formal Methods for Industrial Critical Systems - 18th International Workshop, FMICS 2013, Madrid, Spain, September 23-24, 2013. Proceedings, series. Lecture Notes in Computer Science, vol. 8187, pp. 63–77. Springer, Berlin (2013)
- Gleirscher, M., Marmsoler, D.: Formal methods in dependable systems engineering: a survey of professionals from Europe and North America. Empir. Softw. Eng. 25(6), 4473–4546 (2020)
- Chien, S.A.: Formal methods for trusted space autonomy: Boon or bane? In: Deshmukh, J.V., Havelund, K., Perez, I. (eds.) NASA

Formal Methods - 14th International Symposium, NFM 2022, Pasadena, CA, USA, May 24-27, 2022, Proceedings, series. Lecture Notes in Computer Science, vol. 13260, pp. 3–13. Springer, Berlin (2022)

- Chrszon, P., Maurer, P., Saleip, G., Müller, S., Fischer, P.M., Gerndt, A., Felderer, M.: Applicability of model checking for verifying spacecraft operational designs. In: 26th ACM/IEEE International Conference on Model Driven Engineering Languages and Systems, MODELS 2023, Västerås, Sweden, October 1-6, 2023, pp. 206– 216. IEEE (2023)
- Secretariat, E.C.S.S.: ECSS-M-ST-10C: Space project management—project planning and implementation. ESA-ESTEC Requirements and Standards Division, Noordwijk, Netherlands, Standard (2009)
- Fischer, P.M., Deshmukh, M., Maiwald, V., Quantius, D., Gomez, A.M., Gerndt, A.: Conceptual data model: a foundation for successful concurrent engineering. Concurr. Eng. Res. Appl. 26(1), 55–76 (2018)
- DLR. Virtual Satellite. Available: https://github.com/ virtualsatellite/VirtualSatellite4-Core (2023)
- Jahnke, S.S., Gomez, A.M., Fischer, P.M., Lange, C.: Concurrent engineering in later project phases: current methods and future demands. In: 69th International Astronautical Congress (IAC), 10. Available: https://elib.dlr.de/121731/ (2018)
- D. Quantius, H. Wessel, P. M. Fischer, D. Peters.: Progression visualisation of mass parameters during a concurrent engineering study. In: Luo, Y. (ed.) Cooperative Design, Visualization, and Engineering—19th International Conference, CDVE: Virtual Event, September 25–28, 2022, Proceedings, Series. Lecture Notes in Computer Science, vol. 13492, pp. 13–20. Springer, Berlin (2022)
- Secretariat, E.C.S.S.: ECSS-E-TM-10-21A: Space engineering system modeling and simulation. ESA-ESTEC Requirements and Standards Division, Noordwijk. Tech. Rep, Netherlands (2010)
- Fischer, P.M., Lüdtke, D., Schaus, V., Maibaum, O., Gerndt, A.: Formal verification in early mission planning. In: Simulation and EGSE facilities for Space Programmes. Available: https://elib.dlr. de/119907/ (2012)
- Fischer, P.M., Ludtke, D., Schaus, V., Gerndt, A.: A formal method for early spacecraft design verification. In: 2013 IEEE Aerospace Conference, pp. 1–8 (2013)
- Schaus, V., Fischer, P.M., Ludtke, D., Tiede, M., Gerndt, A.: A Continuous Verification Process in Concurrent Engineering (2013)
- Fischer, P.M., Deshmukh, M., Koch, A., Mischke, R., Gomez, A.M., Schreiber, A., Gerndt, A.: Enabling a conceptual data model and workflow integration environment for concurrent launch vehicle analysis. In: 69th International Astronautical Congress (IAC). https://elib.dlr.de/122158/ (2018)
- Fischer, P., Eisenmann, H., Fuchs, J.: Functional verification by simulation based on preliminary system design data. In: 6th International Workshop on Systems and Concurrent Engineering for Space Applications (SECESA), pp. 8–10 (2014)
- Clarke, E.M., Emerson, E.A.: Design and synthesis of synchronization skeletons using branching-time temporal logic. In: Kozen, D. (ed.) Logics of Programs, Workshop, Yorktown Heights, New York, USA,: Series. Lecture Notes in Computer Science, vol. 131, pp. 52–71. Springer, Berlin (1981)
- Queille, J., Sifakis, J.: Specification and verification of concurrent systems in CESAR. In: Dezani-Ciancaglini, M., Montanari, U. (eds.) International Symposium on Programming, 5th Colloquium, Torino, Italy, April 6-8, 1982, Proceedings, Series. Lecture Notes in Computer Science, vol. 137, pp. 337–351. Springer, Berlin (1982)
- Keller, R.M.: Formal verification of parallel programs. Commun. ACM 19(7), 371–384 (1976)

- Pnueli, A.: The temporal logic of programs. In: 18th Annual Symposium on Foundations of Computer Science, Providence, Rhode Island, USA, 31 October - 1, pp. 46–57. IEEE Computer Society (1977)
- Baier, C., Katoen, J.: Principles of Model Checking. MIT Press, Cambridge (2008)
- 21. Clarke, E.M., Grumberg, O., Kroening, D., Peled, D.A., Veith, H.: Model Checking, 2nd edn. MIT Press, Cambridge (2018)
- Vardi, M.Y.: Automatic verification of probabilistic concurrent finite-state programs. In: 26th Annual Symposium on Foundations of Computer Science, Portland, Oregon, USA, 21-23 October 1985.
 0.5em minus, pp. 327–338. IEEE Computer Society (1985)
- Alur, R., Courcoubetis, C., Halbwachs, N., Henzinger, T.A., Ho, P., Nicollin, X., Olivero, A., Sifakis, J., Yovine, S.: The algorithmic analysis of hybrid systems. Theor. Comput. Sci. 138(1), 3–34 (1995)
- Henzinger, T.A., Ho, P., Wong-Toi, H.: HYTECH: a model checker for hybrid systems. Int. J. Softw. Tools Technol. Transf. 1(1–2), 110–122 (1997)
- Frehse, G., Guernic, C.L., Donzé, A., Cotton, S., Ray, R., Lebeltel, O., Ripado, R., Girard, A., Dang, T., Maler, O.: SpaceEx: Scalable verification of hybrid systems. In: Gopalakrishnan, G., Qadeer, S. (eds.) Computer Aided Verification—23rd International Conference, CAV 2011, Snowbird, UT, USA, July 14-20, 2011. Proceedings, Series. Lecture Notes in Computer Science, vol. 6806, pp. 379–395. Springer, Berlin (2011)
- Valmari, A.: A stubborn attack on state explosion. Formal Methods Syst. Des. 1(4), 297–322 (1992)
- D.A. Peled.: All from one, one for all: on model checking using representatives. In: Courcoubetis, C. (ed.) Computer Aided Verification, 5th International Conference, CAV '93, Elounda, Greece, June 28 - July 1: Proceedings, Series. Lecture Notes in Computer Science, vol. 697, pp. 409–423. Springer, Berlin (1993)
- Pnueli, A.: In transition from global to modular temporal reasoning about programs. In: Apt, K.R. (ed.) Logics and Models of Concurrent Systems—Conference proceedings, Colle-sur-Loup (near Nice), France, 8–19: Series. NATO ASI Series, vol. 13, pp. 123– 144. Springer, Berlin (1984)
- Henzinger, T.A., Qadeer, S., Rajamani, S.K.: You assume, we guarantee: methodology and case studies. In: Hu, A.J., Vardi, M.Y. (eds.) Computer Aided Verification, 10th International Conference, CAV '98, Vancouver, BC, Canada, June 28—July 2, 1998, Proceedings, Series. Lecture Notes in Computer Science, vol. 1427, pp. 440–451. Springer, Berlin (1998)
- Clarke, E.M., Jha, S., Enders, R., Filkorn, T.: Exploiting symmetry in temporal logic model checking. Formal Methods Syst. Des. 9(1/2), 77–104 (1996)
- 31. Biere, A., Cimatti, A., Clarke, E.M., Zhu, Y.: Symbolic model checking without BDDs. In: Cleaveland, R. (ed.) Tools and Algorithms for Construction and Analysis of Systems, 5th International Conference, TACAS '99, Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS'99, Amsterdam, The Netherlands, March 22–28: Proceedings, Series. Lecture Notes in Computer Science, vol. 1579, pp. 193–207. Springer, Berlin (1999)
- 32. Williams, P.F., Biere, A., Clarke, E.M., Gupta, A.: Combining decision diagrams and SAT procedures for efficient symbolic model checking. In: Emerson, E.A., Sistla, A.P. (eds.) Computer Aided Verification, 12th International Conference, CAV 2000, Chicago, IL, USA, July 15-19, 2000, Proceedings, Series. Lecture Notes in Computer Science, vol. 1855, pp. 124–138. Springer, Berlin (2000)
- Burch, J.R., Clarke, E.M., McMillan, K.L., Dill, D.L., Hwang, L.J.: Symbolic model checking: 10²⁰ states and beyond. Inf. Comput. 98(2), 142–170 (1992)
- 34. McMillan, K.L.: Symbolic Model Checking. Kluwer (1993)

- Bryant, R.E.: Graph-based algorithms for Boolean function manipulation. IEEE Trans. Comput. 35(8), 677–691 (1986)
- Eickhoff, J.: Onboard Computers, Onboard Software and Satellite Operations: An Introduction. Springer, Berlin (2011)
- Harel, D.: Statecharts: a visual formalism for complex systems. Sci. Comput. Program. 8(3), 231–274 (1987)
- Rey, J.: Modeling with vsee: aefinition of guidelines and exploitation of the models. Available: https://www.vsd-project.org/ download/documents/YGT%20final%20report%20Rey%20V2. pdf
- Holzmann, G.J.: The model checker SPIN. IEEE Trans. Softw. Eng. 23(5), 279–295 (1997)
- Cimatti, A., Clarke, E.M., Giunchiglia, E., Giunchiglia, F., Pistore, M., Roveri, M., Sebastiani, R., Tacchella, A.: NuSMV 2: an opensource tool for symbolic model checking. In: Brinksma, E., Larsen, K.G. (eds.) Computer Aided Verification, 14th International Conference, CAV 2002, Copenhagen, Denmark, July 27-31, 2002, Proceedings, Series. Lecture Notes in Computer Science, vol. 2404, pp. 359–364. Springer, Berlin (2002),
- Kwiatkowska, M.Z., Norman, G., Parker, D.: PRISM 4.0: verification of probabilistic real-time systems. In: Gopalakrishnan, G., Qadeer, S. (eds.) Computer Aided Verification—23rd International Conference, CAV 2011, Snowbird, UT, USA, July 14-20, 2011. Proceedings, Series. Lecture Notes in Computer Science, vol. 6806, pp. 585–591. Springer, Berlin (2011)
- Hensel, C., Junges, S., Katoen, J., Quatmann, T., Volk, M.: The probabilistic model checker Storm. Int. J. Softw. Tools Technol. Transf. 24(4), 589–610 (2022)
- ter Beek, M.H., Ferrari, A.: Empirical formal methods: guidelines for performing empirical studies on formal methods. Software 1(4), 381–416 (2022)
- Chrszon, P.: Model Checking of Spacecraft Operational Designs: A Scalability Analysis - Artifac, (2024). https://doi.org/10.5281/ zenodo.13998669
- Gan, X., Dubrovin, J., Heljanko, K.: A symbolic model checking approach to verifying satellite onboard software. Electron. Commun. Eur. Assoc. Softw. Sci. Technol. 46 (2011)
- Nardone, V., Santone, A., Tipaldi, M., Liuzza, D., Glielmo, L.: Model checking techniques applied to satellite operational mode management. IEEE Syst. J. 13(1), 1018–1029 (2019)
- Klein, J., Baier, C., Chrszon, P., Daum, M., Dubslaff, C., Klüppelholz, S., Märcker, S., Müller, D.: Advances in probabilistic model checking with PRISM: variable reordering, quantiles and weak deterministic Büchi automata. Int. J. Softw. Tools Technol. Transf. 20(2), 179–194 (2018)
- André, E., Liu, S., Liu, Y., Choppy, C., Sun, J., Dong, J.S.: Formalizing UML state machines for automated verification-a survey. ACM Comput. Surv. 55 (2023)
- Fecher, H., Kyas, M., Schänborn, J.: Semantic issues in UML 2.0 state machines. Christian-Albrechts-Universitöt Kiel, Technical Representative (2005)
- 50. Liu, S., Liu, Y., André, É., Choppy, C., Sun, J., Wadhwa, B., Dong, J.S.: A formal semantics for complete UML state machines with communications. In: Johnsen, E.B., Petre, L. (eds.) Integrated Formal Methods, 10th International Conference, IFM 2013, Turku, Finland, June 10-14, 2013. Proceedings, Series. Lecture Notes in Computer Science, vol. 7940, pp. 331–346. Springer, Berlin (2013)
- Varró, D.: A formal semantics of UML statecharts by model transition systems. In: Corradini, A., Ehrig, H., Kreowski, H., Rozenberg, G. (eds.) Graph Transformation, First International Conference, ICGT 2002, Barcelona, Spain, October 7-12, 2002, Proceedings, Series. Lecture Notes in Computer Science, vol. 2505, pp. 378–392. Springer, Berlin (2002)
- Zurowska, K., Dingel, J.: Language-specific model checking of UML-RT models. Softw. Syst. Model. 16(2), 393–415 (2017)

- Latella, D., Majzik, I., Massink, M.: Automatic verification of a behavioural subset of UML statechart diagrams using the SPIN model-checker. Formal Aspects Comput. 11(6), 637–664 (1999)
- Horváth, B., Molnár, V., Graics, B., Hajdu, Á., Ráth, I., Horváth, Á., Karban, R., Trancho, G., Micskei, Z.: Pragmatic verification and validation of industrial executable SysML models. Syst. Eng. 26(6), 693–714 (2023)
- Graics, B., Molnár, V., Vörös, A., Majzik, I., Varró, D.: Mixedsemantics composition of statecharts for the component-based design of reactive systems. Softw. Syst. Model. 19(6), 1483–1517 (2020)
- Behrmann, G., David, A., Larsen, K.G., Håkansson, J., Pettersson, P., Yi, W., Hendriks, M.: UPPAAL 4.0. In: Third International Conference on the Quantitative Evaluation of Systems (QEST 2006), 11-14 September 2006, Riverside, California, USA. IEEE Computer Society, pp. 125–126 (2006)
- Tóth, T., Hajdu, Á., Vörös, A., Micskei, Z., Majzik, I., Theta: a framework for abstraction refinement-based model checking. In: Stewart, D., Weissenbacher, G. (eds.) Formal Methods in Computer Aided Design, FMCAD 2017, Vienna, Austria, October 2–6, 2017, pp. 176–179. IEEE (2017)
- Kölbl, M., Leue, S., Singh, H.: "From SysML to model checkers via model transformation," in *Model Checking Software - 25th International Symposium, SPIN 2018, Malaga, Spain, June 20-22, 2018, Proceedings*, ser. Lecture Notes in Computer Science, M. Gallardo and P. Merino, Eds., vol. 10869. Springer, (2018), pp. 255–274
- Dubrovin, J., Junttila, T.A.: Symbolic model checking of hierarchical UML state machines. In: Billington, J., Duan, Z., Koutny, M. (eds.) 8th International Conference on Application of Concurrency to System Design (ACSD 2008), Xi'an, China, June 23-27, 2008, pp. 108–117. IEEE (2008)
- Gutiérrez, M.E.B., Barrio-Solórzano, M., Quintero, C.E.C., de la Fuente, P.: UML automatic verification tool with formal methods. In: Minas, M. (ed.) Proceedings of the Workshop on Visual Languages and Formal Methods, VLFM 2004, Rome, Italy, September 30, 2004, Series. Electronic Notes in Theoretical Computer Science, vol. 127, pp. 3–16. Elsevier (2004)
- Lam, V.S.W., Padget, J.A.: Symbolic model checking of UML statechart diagrams with an integrated approach. In: 11th IEEE International Conference on the Engineering of Computer-Based Systems (ECBS 2004), 24-27 May 2004, Brno, Czech Republic. IEEE Computer Society, pp. 337–347 (2004)
- 62. Schneider, F., Easterbrook, S.M., Callahan, J.R., Holzmann, G.J.: Validating requirements for fault tolerant systems using model checking. In: 3rd International Conference on Requirements Engineering (ICRE '98), Putting Requirements Engineering to Practice, April 6-10, 1998, Colorado Springs, CO, USA, Proceedings. IEEE Computer Society, pp. 4–13 (1998)
- 63. Gluck, P., Holzmann, G.: Using SPIN model checking for flight software verification. In: Proceedings, IEEE Aerospace Conference, vol. 1, p. 1 (2002)
- Havelund, K., Lowry, M.R., Penix, J.: Formal analysis of a spacecraft controller using SPIN. IEEE Trans. Softw. Eng. 27(8), 749– 765 (2001)
- 65. Holzmann, G.J.: Mars code. Commun. ACM 57(2), 64-73 (2014)
- Krishnan, R., Lalithambika, V.R.: Modeling and validating launch vehicle onboard software using the SPIN model checker. J. Aerosp. Inf. Syst. 17(12), 695–699 (2020)
- Brat, G., Denney, E., Giannakopoulou, D., Frank, Jonsson, A.: Verification of autonomous systems for space applications. In: 2006 IEEE Aerospace Conference, pp. 11 (2006)
- Magee, J., Kramer, J.: State Models and Java Programs. Wiley, Hoboken (1999)
- 69. Esteve, M., Katoen, J., Nguyen, V.Y., Postma, B., Yushtein, Y.: Formal correctness, safety, dependability, and performance analysis of a satellite. In: Glinz, M., Murphy, G.C., Pezzè, M. (eds.) 34th

International Conference on Software Engineering, ICSE 2012, June 2-9, 2012, Zurich, Switzerland, IEEE Computer Society, pp. 1022–1031 (2012)

- Bozzano, M., Cimatti, A., Katoen, J., Nguyen, V.Y., Noll, T., Roveri, M.: The COMPASS approach: correctness, modelling and performability of aerospace systems. In: Buth, B., Rabe, G., Seyfarth, T. (eds.) Computer Safety, Reliability, and Security, 28th International Conference, SAFECOMP 2009, Hamburg, Germany, September 15-18, 2009. Proceedings, Series. Lecture Notes in Computer Science, vol. 5775, pp. 173–186. Springer, Berlin (2009)
- Stachtiari, E., Mavridou, A., Katsaros, P., Bliudze, S., Sifakis, J.: Early validation of system requirements and design through correctness-by-construction. J. Syst. Softw. 145, 52–78 (2018)
- 72. Cavada, R., Cimatti, A., Dorigatti, M., Griggio, A., Mariotti, Micheli, A., Mover, S., Roveri, M., Tonetta, S.: The nuXmv symbolic model checker. In: Biere, A., Bloem, R. (eds.) Computer Aided Verification - 26th International Conference, CAV 2014, Held as Part of the Vienna Summer of Logic, VSL 2014, Vienna, Austria, July 18-22, 2014. Proceedings, Series. Lecture Notes in Computer Science, vol. 8559, pp. 334–342. Springer, Berlin (2014)
- Nardone, V., Santone, A., Tipaldi, M., Glielmo, L.: Probabilistic model checking applied to autonomous spacecraft reconfiguration. In: IEEE Metrology for Aerospace (MetroAeroSpace), pp. 556– 560 (2016)
- 74. Peng, Z., Lu, Y., Miller, A., Johnson, C.W., Zhao, T.: A probabilistic model checking approach to analysing reliability, availability, and maintainability of a single satellite system. In: Al-Dabass, D., Orsoni, A., Xie, Z. (eds.) Seventh UKSim, AMSS European Modelling Symposium, EMS,: 20–22 November, 2013, Manchester UK, pp. 611–616. IEEE (2013)
- Andersen, J.R., Andersen, N., Enevoldsen, S., Hansen, M.M., Larsen, K.G., Olesen, S.R., Srba, J., Wortmann, J.K.: CAAL: concurrency workbench, Aalborg edition. In: Leucker, M., Rueda, C., Valencia, F.D. (eds.) Theoretical Aspects of Computing—ICTAC 2015 - 12th International Colloquium Cali, Colombia, October 29-31, 2015, Proceedings, Series. Lecture Notes in Computer Science, vol. 9399, pp. 573–582. Springer, Berlin (2015)
- 76. Chan N., Mitra, S.: Verifying safety of an autonomous spacecraft rendezvous mission. In: Frehse, G., Althoff, M. (eds.) ARCH17. 4th International Workshop on Applied Verification of Continuous and Hybrid Systems, Collocated with Cyber-Physical Systems Week (CPSWeek) on April 17, 2017 in Pittsburgh, PA, USA, Series. EPiC Series in Computing, vol. 48, pp. 20–32. EasyChair (2017)
- 77. Jacklin, S.A.: Survey of verification and validation techniques for small satellite software development. Tech. Rep. (2015)

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Philipp Chrszon is a research scientist at the Institute of Software Technology at the German Aerospace Center (DLR). He received his Master of Science degree in computer science from the Dresden University of Technology (TUD) in 2014. Afterward, he joined TUD's Institute of Theoretical Computer Science and received his doctoral degree in engineering in 2020. Since 2022, he is a member of the Modeling

and Simulation group at DLR. His research interests include model-

based systems engineering as well as verification and validation, including formal verification.



Paulina Maurer is a software developer focusing on simulation software for robotics. Previously, Paulina worked as a researcher in model checking at the German Aerospace Center (DLR). There, she contributed to verifying the correctness and safety of complex systems, helping to improve reliability in aerospace and robotics.





George Saleip is a software engineer. He received his Master of Science degree in 2021 from University of Stuttgart in Aerospace Engineering. From 2020 to 2023, he worked in the Modeling and Simulation group at the Institute of Software Technology of the German Aerospace Center (DLR). There, his research focus was Model Checking and Quantum Computing for Spacecraft Design.

Sascha Müller is an independent software developer. He received his PhD in 2023 from the RWTH Aachen University. During his time as a PhD student, he was a scientific researcher at the German Aerospace Center (DLR) at the Institute of Software Technology. His main areas of research include Formal Methods, Model-Based Systems Engineering, and FDIR.



Philipp M. Fischer is scientist and software engineer at DLR's Institute of Software Technology. He is leading the Modeling and Simulation group. His research interests are in model-based systems engineering (MBSE) and data modeling, or, more specifically, applying MBSE to the complete lifecycle of space systems. As part of this activity, he supported several Phase A studies at DLR's Concurrent Engineering Facility. Currently, he is involved in the digital transformation from MBSE

toward digital twins and the engineering metaverse. Philipp M. Fischer received his diploma degree in electrical and computer engineering from the Leibniz University Hannover in Germany in 2007. During his studies he spent one year abroad focusing on computer science at the Swinburne University of Technology in Melbourne/Australia. During employments at Toyota Motorsports and Airbus Defense and Space and others, Philipp M. Fischer contributed his experience in software engineering and MBSE to various projects and R&D activities. He acted as session chair and co-chair in several workshops and conferences related to these R&D topics.



Andreas Gerndt is the head of the department "Visual Computing and Engineering" at German Aerospace Center (DLR). He received his degree in computer science from Technical University, Darmstadt, Germany in 1993. In the position of a research scientist, he also worked at the Fraunhofer Institute for Computer Graphics (IGD) in Germany. Thereafter, he was a software engineer for several companies with focus on Software Engineering and Computer Graphics. In

1999, he continued his studies in Virtual Reality and Scientific Visualization at RWTH Aachen University, Germany, where he received his doctoral degree in computer science. After two years of interdisciplinary research activities as a post-doctoral fellow at the University of Louisiana, Lafayette, USA, he returned to Germany in 2008 to work for DLR in the domain of aerospace software research. Since 2019, he is also Professor in High-Performance Visualization at University of Bremen, Germany. His main research topics are interactive visualization of very large scientific datasets, immersive environments, Augmented Reality, High-Performance Computing, as well as Model-Based System Engineering and Model-Driven Software Development for space systems.



Michael Felderer is the director of the Institute of Software Technology at German Aerospace Center (DLR) and a full professor at the University of Cologne, Germany. His research interests include software and systems engineering for digital twin, AI, and quantum technologies, software quality assurance, modelbased software engineering as well as empirical and research software engineering. Michael Felderer has co-authored more than 150 publications and received

14 best paper awards. He is recognized by the Journal of Systems and Software (JSS) as one of the twenty most active established Software Engineering researchers world-wide in the period 2013 to 2020.