



Timing instructions for RISC-V based hard real time edge devices Nithin Ravani Nanjundaswamy





Results

Murax implementation layout



Hardware vs software solution

Measurement block	Assembler code overhead	Temporal overhead
Hardware solution	7	20 ns
Software solution	78	1.89 μs

Hardware (ISAX) vs Libbla solution

Measurement block	Assembler code overhead	Temporal overhead
Hardware solution	7 (0.5%)	20 ns
Libbla solution	1169 (101.5%)	3.002 ms

Hardware vs Software approach								
90			2000					
80			1800					
70	(0		1600					
60	luctions		1400					
50	Instru		1200 د					
50	mbler							
40	f Asse		ب <u>ت</u> 800					
30	o nber o		600					
20	Nun		400					
10			200					



Hardware utilization

	LUTs	Registers
Measure	189 (11.5%)	200 (11.97%)
Control	276 (17.18%)	225 (13.47%)



This work has been developed in the ZuSE project Scale4Edge. Scale4Edge is funded by the German ministry of education and research (BMBF) (reference numbers: 16ME0122K-16ME0140). The authors are responsible for the content of this publication.

Nithin Ravani Nanjundaswamy

Deutsches Zentrum für Luft- und Raumfahrt e. V. (DLR) Telefon +49 441 770507 357 | nithin.ravaninanjundaswamy@dlr.de DLR.de | Institut Systems Engineering für zukünftige Mobilität