


Timing instructions for RISC-V based hard real time edge devices

Nithin Ravani Nanjundaswamy

Introduction & Motivation






Hard real time systems

Deadline Violation




System failure

- Hard-real time systems demand precise timing
- Typical edge devices perform cyclic execution with defined period for each module
- Software solutions rely on timers/interrupts- adds additional overhead
- RISC-V ISAX to achieve low overhead -Three new instructions- **measure**, **smonit** and **emonit** are added to RISC-V ISA



Results

Murax implementation layout



Hardware vs software solution

Measurement block	Assembler code overhead	Temporal overhead
Hardware solution	7	20 ns
Software solution	78	1.89 µs

Hardware (ISAX) vs Libbla solution

Measurement block	Assembler code overhead	Temporal overhead
Hardware solution	7 (0.5%)	20 ns
Libbla solution	1169 (101.5%)	3.002 ms

Hardware utilization

	LUTs	Registers
Measure	189 (11.5%)	200 (11.97%)
Control	276 (17.18%)	225 (13.47%)

Hardware vs Software approach

